{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T11:13:31Z","timestamp":1720523611643},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1998,3,1]],"date-time":"1998-03-01T00:00:00Z","timestamp":888710400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1998,3]]},"DOI":"10.1109\/4.661212","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"463-472","source":"Crossref","is-referenced-by-count":183,"title":["Automated low-power technique exploiting multiple supply voltages applied to a media processor"],"prefix":"10.1109","volume":"33","author":[{"given":"K.","family":"Usami","sequence":"first","affiliation":[]},{"given":"M.","family":"Igarashi","sequence":"additional","affiliation":[]},{"given":"F.","family":"Minami","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ishikawa","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kanzawa","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ichida","sequence":"additional","affiliation":[]},{"given":"K.","family":"Nogami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1996.510510"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1992.591862"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref11","article-title":"a vliw and simd vector processor for pc multimedia","author":"purcell","year":"1995","journal-title":"Microprocessor Forum"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1996.552015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488548"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606600"},{"key":"ref7","first-page":"39","article-title":"an application of add-based timing analysis to combinational low power re-synthesis","author":"bahar","year":"1994","journal-title":"1994 Int Workshop on Low Power Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1145\/263272.263279","article-title":"A low-power design method using multiple supply voltages","author":"igarashi","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4\/14383\/00661212.pdf?arnumber=661212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:12Z","timestamp":1638216432000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/661212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998,3]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/4.661212","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1998,3]]}}}