{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T05:23:04Z","timestamp":1720070584182},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1997]]},"DOI":"10.1109\/4.641687","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"1676-1682","source":"Crossref","is-referenced-by-count":68,"title":["A 4.1-ns compact 54\u00d754-b multiplier utilizing sign-select Booth encoders"],"prefix":"10.1109","volume":"32","author":[{"given":"G.","family":"Goto","sequence":"first","affiliation":[]},{"given":"A.","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ohe","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kashiwakura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mitarai","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tsuru","sequence":"additional","affiliation":[]},{"given":"T.","family":"Izawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488719"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"600","DOI":"10.1109\/4.75061","article-title":"a 10 ns 54 $\\times$<\/tex><\/formula> 54-b parallel structured full array multiplier with 0.5-&mgr;m cmos technology","author":"mori","year":"1991","journal-title":"IEEE J Solid State Circuits"},{"key":"ref12","first-page":"538","article-title":"a design of high-speed 4-2 compressor for fast multiplier","author":"makino","year":"1996","journal-title":"IEICE Trans Electron"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200437"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.18614"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1993.263604"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.149426"},{"key":"ref5","year":"1985"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1109\/4.364439","article-title":"a 4.4 ns cmos 54 $\\times$<\/tex><\/formula> 54-b multiplier using pass-transistor multiplexer","volume":"30","author":"ohkubo","year":"1995","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref7","year":"1984"},{"key":"ref2","article-title":"4-2 carry-save adder module","volume":"23","author":"weinberger","year":"1981","journal-title":"IBM Tech Discl Bulletin"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.126557"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4\/13972\/00641687.pdf?arnumber=641687","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:09Z","timestamp":1638216429000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/641687\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"references-count":14,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/4.641687","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1997]]}}}