{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,11,15]],"date-time":"2023-11-15T18:18:27Z","timestamp":1700072307613},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1988,2,1]],"date-time":"1988-02-01T00:00:00Z","timestamp":570672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1988,2]]},"DOI":"10.1109\/4.266","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"111-117","source":"Crossref","is-referenced-by-count":20,"title":["An elastic pipeline mechanism by self-timed circuits"],"prefix":"10.1109","volume":"23","author":[{"given":"S.","family":"Komori","sequence":"first","affiliation":[]},{"given":"H.","family":"Takata","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tamura","sequence":"additional","affiliation":[]},{"given":"F.","family":"Asai","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ohno","sequence":"additional","affiliation":[]},{"given":"O.","family":"Tomisawa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yamasaki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Shima","sequence":"additional","affiliation":[]},{"given":"K.","family":"Asada","sequence":"additional","affiliation":[]},{"given":"H.","family":"Terada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"seitz","year":"1981","journal-title":"Introduction to VLSI Systems"},{"key":"ref3","first-page":"327","article-title":"Hardware structure of a one-chip data-driven processor: Q-p","author":"asada","year":"1987","journal-title":"Proc 16th Int Conf Parallel Processing"},{"key":"ref5","first-page":"594","article-title":"VLSI design of a one-chip data-driven processor: Q-vl","author":"terada","year":"1987","journal-title":"Proc Fall Joint Computer Conf"},{"key":"ref2","first-page":"319","article-title":"Architecture of a one-chip data-driven processor: Q-p","author":"nishikawa","year":"1987","journal-title":"Proc 16th Int Conf Parallel Processing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676395"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/15\/00000266.pdf?arnumber=266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:39Z","timestamp":1638216399000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,2]]},"references-count":5,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/4.266","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1988,2]]}}}