{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T15:23:33Z","timestamp":1694618613200},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1988,2,1]],"date-time":"1988-02-01T00:00:00Z","timestamp":570672000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1988,2]]},"DOI":"10.1109\/4.255","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T19:45:59Z","timestamp":1030218359000},"page":"48-52","source":"Crossref","is-referenced-by-count":2,"title":["Voltage limiters for DRAMs with substrate-plate-electrode memory cells"],"prefix":"10.1109","volume":"23","author":[{"given":"T.","family":"Takeshima","sequence":"first","affiliation":[]},{"given":"M.","family":"Takada","sequence":"additional","affiliation":[]},{"given":"T.","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"T.","family":"Katoh","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sakamoto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/IEDM.1982.190421","article-title":"a corrugated capacitor cell (ccc) for megabit dynamic mos memories","author":"sunami","year":"1982","journal-title":"1982 International Electron Devices Meeting"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"714","DOI":"10.1109\/IEDM.1985.191075","article-title":"a trench transistor cross-point dram cell","author":"richardson","year":"1985","journal-title":"1985 International Electron Devices Meeting"},{"key":"ref6","article-title":"Voltage limiters suitable to DRAMs with substrate-plate electrode memory cells","author":"takeshima","year":"1987","journal-title":"Symp VLSI Technology Dig Tech Papers"},{"key":"ref5","article-title":"A 4-Mb DRAM with half internal-voltage bitline precharge","author":"takada","year":"1986","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1983.1156520"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/IEDM.1985.191092","article-title":"the spt cell—a new substrate-plate trench cell for drams","author":"lu","year":"1985","journal-title":"1985 International Electron Devices Meeting"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"710","DOI":"10.1109\/IEDM.1985.191074","article-title":"buried storage electrode (bse) cell for megabit drams","author":"sakamoto","year":"1985","journal-title":"1985 International Electron Devices Meeting"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/15\/00000255.pdf?arnumber=255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:06:38Z","timestamp":1638216398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,2]]},"references-count":7,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/4.255","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[1988,2]]}}}