{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T16:56:18Z","timestamp":1694624178029},"reference-count":0,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"published-print":{"date-parts":[[2005,4,1]]},"DOI":"10.1093\/ietfec\/e88-a.4.907","type":"journal-article","created":{"date-parts":[[2005,4,20]],"date-time":"2005-04-20T09:42:35Z","timestamp":1113990155000},"page":"907-914","source":"Crossref","is-referenced-by-count":0,"title":["An Integrated Approach of Variable Ordering and Logic Mapping into LUT-Array-Based PLD"],"prefix":"10.1587","volume":"E88-A","author":[{"given":"T.","family":"IZUMI","sequence":"first","affiliation":[]}],"member":"532","container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/search.ieice.org\/bin\/pdf_link.php?category=A&lang=E&year=2005&fname=e88-a_4_907&abst=","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,5]],"date-time":"2022-08-05T20:24:41Z","timestamp":1659731081000},"score":1,"resource":{"primary":{"URL":"http:\/\/search.ieice.org\/bin\/summary.php?id=e88-a_4_907&category=A&year=2005&lang=E&abst="}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,4,1]]},"references-count":0,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2005,4,1]]}},"URL":"https:\/\/doi.org\/10.1093\/ietfec\/e88-a.4.907","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005,4,1]]}}}