{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,6]],"date-time":"2024-06-06T06:01:53Z","timestamp":1717653713274},"reference-count":16,"publisher":"Computers, Materials and Continua (Tech Science Press)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Intelligent Automation & Soft Computing"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1080\/10798587.2009.10643045","type":"journal-article","created":{"date-parts":[[2013,3,2]],"date-time":"2013-03-02T07:57:01Z","timestamp":1362211021000},"page":"495-507","source":"Crossref","is-referenced-by-count":1,"title":["Power Reduction In Advanced Embedded IPC Processors"],"prefix":"10.32604","volume":"15","author":[{"given":"R.","family":"Ubal","sequence":"first","affiliation":[]},{"given":"J.","family":"Sahuquillo","sequence":"additional","affiliation":[]},{"given":"S.","family":"Petit","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hassan","sequence":"additional","affiliation":[]},{"given":"P.","family":"L\u00f3pez","sequence":"additional","affiliation":[]}],"member":"17807","reference":[{"key":"CIT0003","unstructured":"Semiconductor Industry Association. The International Techyeslogy Roadmap for Semiconductors (ITRS), 2003. http:\/\/public.itrs.net\/Files\/2003ITRS\/Home2003.htm."},{"key":"CIT0004","doi-asserted-by":"crossref","unstructured":"K Patel, L. Benini, E. Macii, and M. Ponciyes. STVCache: A Leakage Energy-Efficient Architecture for Data Caches. 17th Edition of ACM Great Lakes Symposium on VLSI, 2006.","DOI":"10.1145\/1127908.1128000"},{"key":"CIT0005","unstructured":"D. Rittman. Power optimization within nayesmeter designs. System Design Frontier, Shanghai Hometown Microsystems Inc., 2005."},{"key":"CIT0006","unstructured":"Intel Pentium D 920 and Pentium D 930 Processors. http:\/\/www.intel.com\/products\/ processor\/pentium d\/."},{"key":"CIT0007","unstructured":"ARM limited. White Paper: Architecture and Implementation of the ARM Cortex-A8 Processor. http:\/\/www.arm.com\/products\/CPUs\/ARMCortex-A8.htm1."},{"key":"CIT0008","doi-asserted-by":"crossref","unstructured":"M. Powell, S. H. Yang, B. Falsafi, K Roy, and T. N. Vijaykumar. Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories. Proceedings of the 2000 International Symposium on Low Power Electronics and Design, 2000.","DOI":"10.1145\/344166.344526"},{"key":"CIT0009","doi-asserted-by":"crossref","unstructured":"K Flautner, N. S. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: Simple techniques for reducing leakage power. Proceedings of the 29th International Symposium on Computer Architecture, 2002.","DOI":"10.1145\/545214.545232"},{"key":"CIT0010","doi-asserted-by":"crossref","unstructured":"S. Kaxiras, Z. Hu, and M. Martoyessi. Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. Proceedings of the 28th Annual International Symposium on Computer Architecture, 2001.","DOI":"10.1145\/379240.379268"},{"key":"CIT0011","doi-asserted-by":"crossref","unstructured":"H. Zhou, M.C. Toburen, E. Rotenberg, and T. M. Conte. Adaptive Mode Control: AStaticPower-Efficient Cache Design. ACM Transactions on Embedded Computing Systems, 2(3), 2003.","DOI":"10.1145\/860176.860181"},{"key":"CIT0012","doi-asserted-by":"crossref","unstructured":"R. Canal, A. Gonzalez, and J.E. Smith. Very Low Power Pipelines Using Significance Compression. IEEE\/ACM International Symposium on Microarchitecture (MICRO-33),2000.","DOI":"10.1145\/360128.360147"},{"key":"CIT0013","unstructured":"C. Zhang, J. Yang, and F. Vahid. Low Static-Power Frequent-Value Data Caches. DATE04: Design, Automation, and Test in Europe, 2004."},{"key":"CIT0014","doi-asserted-by":"crossref","unstructured":"L. Villa, M. Zhang, and Krste Asayesvi\u2019c. Dynamic Zero Compression for Cache Energy Reduction. Proceedings of the 33rd International Symposium on Microarchitecture, 2000.","DOI":"10.1145\/360128.360150"},{"key":"CIT0015","unstructured":"J. Yang and R. Gupta. Energy Efficient FrequentValue Data Cache Design. Proceedings of the 35th International Symposium on Microarchitecture, 2002."},{"key":"CIT0017","doi-asserted-by":"crossref","unstructured":"R. Gonzalez, A. Cristal, D. Ortega, A. Veidenbaum, and M. Valero. A Content Aware Integer Register File Organization. Proceedings of the 31st International Symposium on Computer Architecture, 2004.","DOI":"10.1145\/1028176.1006727"},{"key":"CIT0019","doi-asserted-by":"crossref","unstructured":"R. Ubal, J. Sahuquillo, S. Petit, and P. Lopez. Mu1ti2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. 19th International Symposium on Computer Architecture and High Performance Computing, 2007.","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"CIT0020","unstructured":"Standard Performance Evaluation Corporation. http:\/\/www.spec.org\/cpu2000\/."}],"container-title":["Intelligent Automation & Soft Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/autosoftjournal.net\/viewPaper.php?paper=10643045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,3]],"date-time":"2020-06-03T13:10:20Z","timestamp":1591189820000},"score":1,"resource":{"primary":{"URL":"http:\/\/autosoftjournal.net\/paperShow.php?paper=10643045"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1080\/10798587.2009.10643045"],"URL":"https:\/\/doi.org\/10.1080\/10798587.2009.10643045","relation":{},"ISSN":["1079-8587","2326-005X"],"issn-type":[{"value":"1079-8587","type":"print"},{"value":"2326-005X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}