{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,23]],"date-time":"2023-08-23T22:48:23Z","timestamp":1692830903524},"reference-count":38,"publisher":"Institution of Engineering and Technology (IET)","issue":"3","license":[{"start":{"date-parts":[[2019,11,21]],"date-time":"2019-11-21T00:00:00Z","timestamp":1574294400000},"content-version":"am","delay-in-days":365,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#am"},{"start":{"date-parts":[[2018,11,21]],"date-time":"2018-11-21T00:00:00Z","timestamp":1542758400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"},{"start":{"date-parts":[[2018,11,21]],"date-time":"2018-11-21T00:00:00Z","timestamp":1542758400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100000923","name":"Australian Research Council","doi-asserted-by":"publisher","award":["DP150103866"],"id":[{"id":"10.13039\/501100000923","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Computers & Digital Techniques"],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1049\/iet-cdt.2018.5001","type":"journal-article","created":{"date-parts":[[2018,9,7]],"date-time":"2018-09-07T02:26:29Z","timestamp":1536287189000},"page":"154-165","source":"Crossref","is-referenced-by-count":1,"title":["Scheduling configuration memory error checks to improve the reliability of FPGA\u2010based systems"],"prefix":"10.1049","volume":"13","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-1198-9400","authenticated-orcid":false,"given":"Nguyen","family":"Tran Huu Nguyen","sequence":"first","affiliation":[{"name":"School of Computer Science and EngineeringHo Chi Minh City University of TechnologyVNU\u2010HCM, 268 Ly Thuong KietHo Chi Minh CityVietnam"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-9313-3034","authenticated-orcid":false,"given":"Ediz","family":"Cetin","sequence":"additional","affiliation":[{"name":"School of EngineeringMacquarie UniversitySydney2109New South WalesAustralia"}]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0725-5957","authenticated-orcid":false,"given":"Oliver","family":"Diessel","sequence":"additional","affiliation":[{"name":"School of Computer Science and EngineeringUNSW SydneySydney2052New South WalesAustralia"}]}],"member":"265","published-online":{"date-parts":[[2018,11,21]]},"reference":[{"key":"e_1_2_11_2_2","unstructured":"Carmichael C. Caffrey M. Salazar A.: \u2018Correcting single event upsets through Virtex partial configuration\u2019 Xilinx XAPP216 2000"},{"key":"e_1_2_11_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/2671181"},{"key":"e_1_2_11_4_2","doi-asserted-by":"publisher","DOI":"10.1515\/9781400882618-003"},{"key":"e_1_2_11_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2231881"},{"key":"e_1_2_11_6_2","doi-asserted-by":"crossref","unstructured":"Heiner J. Sellers B. Wirthlin M. et al.: \u2018FPGA partial reconfiguration via configuration scrubbing\u2019.Int. Conf. Field Programmable Logic and Applications (FPL) Prague Czech Republic 2009 pp.99\u2013104","DOI":"10.1109\/FPL.2009.5272543"},{"key":"e_1_2_11_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.281"},{"key":"e_1_2_11_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2489601"},{"key":"e_1_2_11_9_2","doi-asserted-by":"crossref","unstructured":"Agiakatsikas D. Cetin E. Diessel O.: \u2018FMER: a hybrid configuration memory error recovery scheme for highly reliable FPGA SoCs\u2019.Int. Conf. Field Programmable Logic and Applications (FPL) Lausanne Switzerland 2016 pp.88\u201391","DOI":"10.1109\/FPL.2016.7577339"},{"key":"e_1_2_11_10_2","doi-asserted-by":"crossref","unstructured":"Agiakatsikas D. Nguyen N.T.H. Zhao Z. et al.: \u2018Reconfiguration control networks for TMR systems with module\u2010based recovery\u2019.IEEE Int. Symp. Field\u2010Programmable Custom Computing Machines (FCCM) Washington DC USA 2016 pp.88\u201391","DOI":"10.1109\/FCCM.2016.30"},{"key":"e_1_2_11_11_2","doi-asserted-by":"crossref","unstructured":"Nguyen N.T.H. Cetin E. Diessel O.: \u2018Dynamic scheduling of voter checks in FPGA\u2010based TMR systems\u2019.IEEE Int. Conf. Field\u2010Programmable Technology (FPT) Xi'an China 2016 pp.169\u2013172","DOI":"10.1109\/FPT.2016.7929525"},{"key":"e_1_2_11_12_2","unstructured":"Le R.: \u2018Soft error mitigation using prioritized essential bits\u2019 Xilinx XAPP538 (v10) 2012"},{"key":"e_1_2_11_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033381"},{"key":"e_1_2_11_14_2","doi-asserted-by":"crossref","unstructured":"Nguyen N.T.H. Cetin E. Diessel O.: \u2018Scheduling considerations for voter checking in TMR\u2013MER systems\u2019.2017 IEEE 25th Annual Int. Symp. Field\u2010Programmable Custom Computing Machines (FCCM) Napa CA USA 2017. p.30","DOI":"10.1109\/FCCM.2017.17"},{"key":"e_1_2_11_15_2","doi-asserted-by":"crossref","unstructured":"Nguyen N.T.H. Cetin E. Diessel O.: \u2018Scheduling voter checks to detect configuration memory errors in FPGA\u2010based TMR systems\u2019.Int. Symp. Defect and Fault Tolerance In VLSI Systems Cambridge UK 2017","DOI":"10.1109\/DFT.2017.8244455"},{"key":"e_1_2_11_16_2","unstructured":"UG909:Vivado Design Suite User Guide \u2013 Partial Reconfiguration (v20161) 6 April2016"},{"key":"e_1_2_11_17_2","doi-asserted-by":"crossref","unstructured":"Cetin E. Diessel O.: \u2018Guaranteed fault recovery time for FPGA\u2010based TMR circuits employing partial reconfiguration\u2019.Int. Workshop Computing in Heterogeneous Autonomous \u2018N\u2019 Goal\u2010oriented Environments San Francisco California USA 2012","DOI":"10.1109\/FPL.2013.6645571"},{"key":"e_1_2_11_18_2","doi-asserted-by":"crossref","unstructured":"Veljkovic F. Riesgo T. de laTorre E.: \u2018Adaptive reconfigurable voting for enhanced reliability in medium\u2010grained fault tolerant architectures\u2019.NASA\/ESA Conf. Adaptive Hardware and Systems (AHS) Montreal QC Canada 2015 pp.1\u20138","DOI":"10.1109\/AHS.2015.7231165"},{"key":"e_1_2_11_19_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.09.006"},{"key":"e_1_2_11_20_2","doi-asserted-by":"crossref","unstructured":"Lee J.Y. Chang C.R. Jing N. et al.: \u2018Heterogeneous configuration memory scrubbing for soft error mitigation in FPGAs\u2019.Int. Conf. Field\u2010Programmable Technology (FPT) Seoul Korea 2012 pp.23\u201328","DOI":"10.1109\/FPT.2012.6412105"},{"key":"e_1_2_11_21_2","unstructured":"Asadi G.H. Tahoori M.B.: \u2018Soft error mitigation for SRAM\u2010based FPGAs\u2019.23rd IEEE VLSI Test Symp. (VTS'05) Palm Springs California USA 2005 pp.207\u2013212"},{"key":"e_1_2_11_22_2","doi-asserted-by":"crossref","unstructured":"Sari A. Psarakis M.: \u2018Scrubbing\u2010based SEU mitigation approach for systems\u2010on\u2010programmable\u2010chips\u2019.Int. Conf. Field\u2010Programmable Technology (FPT) New Delhi India 2011 pp.1\u20138","DOI":"10.1109\/FPT.2011.6132703"},{"key":"e_1_2_11_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2330742"},{"key":"e_1_2_11_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/2997646"},{"key":"e_1_2_11_25_2","unstructured":"Heron O. Arnaout T. Wunderlich H.J.: \u2018On the reliability evaluation of SRAM\u2010based FPGA designs\u2019.Int. Conf. Field Programmable Logic and Applications (FPL) Tampere Finland 2005 pp.403\u2013408"},{"key":"e_1_2_11_26_2","unstructured":"Edmonds L.D.: \u2018Analysis of single\u2010event upset rates in triple\u2010modular redundancy devices\u2019.Pasadena CA: Jet Propulsion Laboratory National Aeronautics and Space Administration 2009"},{"key":"e_1_2_11_27_2","volume-title":"Fault\u2010tolerant systems","author":"Koren I.","year":"2007"},{"key":"e_1_2_11_28_2","unstructured":"Nguyen N.T.H.: \u2018Repairing FPGA configuration memory errors using dynamic partial reconfiguration\u2019 PhD thesis November2017. Available athttp:\/\/handle.unsw.edu.au\/1959.4\/58878 accessed 12 March 2018"},{"key":"e_1_2_11_29_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2009.05.024"},{"key":"e_1_2_11_30_2","doi-asserted-by":"crossref","unstructured":"Gen M. Cheng R.:\u2018Genetic Algorithms and Engineering Design\u2019 1997","DOI":"10.1002\/9780470172254"},{"key":"e_1_2_11_31_2","first-page":"493","article-title":"Messy genetic algorithms: motivation, analysis, and first results","volume":"3","author":"Goldberg D.","year":"1989","journal-title":"Complex Syst."},{"key":"e_1_2_11_32_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10951-006-0002-8"},{"key":"e_1_2_11_33_2","unstructured":"Allen G.:\u2018Mitigation selection and qualification recommendations for Xilinx Virtex Virtex\u2010II and Virtex\u20104 Field Programmable Gate Arrays\u2019 2009"},{"key":"e_1_2_11_34_2","doi-asserted-by":"publisher","DOI":"10.1887\/0750308958"},{"key":"e_1_2_11_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/4235.771166"},{"key":"e_1_2_11_36_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14352-1_3"},{"issue":"1","key":"e_1_2_11_37_2","first-page":"4","article-title":"Fine\u2010grained module\u2010based error recovery in FPGA\u2010based TMR systems","volume":"11","author":"Zhao Z.","year":"2018","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"key":"e_1_2_11_38_2","unstructured":"https:\/\/www.qb50.eu\/ accessed 12 March 2018"},{"key":"e_1_2_11_39_2","unstructured":"McMurtrey D. Morgan K.S. Pratt B. et al.: \u2018Estimating TMR reliability on FPGAs using Markov models\u2019 2008"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cdt.2018.5001","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cdt.2018.5001","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cdt.2018.5001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,1]],"date-time":"2021-07-01T04:50:17Z","timestamp":1625115017000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cdt.2018.5001"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,21]]},"references-count":38,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,5]]}},"alternative-id":["10.1049\/iet-cdt.2018.5001"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt.2018.5001","archive":["Portico"],"relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"value":"1751-8601","type":"print"},{"value":"1751-861X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,21]]}}}