{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T04:41:02Z","timestamp":1651812062320},"reference-count":31,"publisher":"Institution of Engineering and Technology (IET)","issue":"4","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/I005838\/1"],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Computers & Digital Techniques"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1049\/iet-cdt.2014.0146","type":"journal-article","created":{"date-parts":[[2015,4,27]],"date-time":"2015-04-27T11:13:20Z","timestamp":1430133200000},"page":"190-196","source":"Crossref","is-referenced-by-count":4,"title":["Fighting stochastic variability in a D\u2010type flip\u2010flop with transistor\u2010level reconfiguration"],"prefix":"10.1049","volume":"9","author":[{"given":"Martin A.","family":"Trefzer","sequence":"first","affiliation":[{"name":"Department of ElectronicsUniversity of YorkYorkYO10 5DDUK"}]},{"given":"James A.","family":"Walker","sequence":"additional","affiliation":[{"name":"Department of ElectronicsUniversity of YorkYorkYO10 5DDUK"}]},{"given":"Simon J.","family":"Bale","sequence":"additional","affiliation":[{"name":"Department of ElectronicsUniversity of YorkYorkYO10 5DDUK"}]},{"given":"Andy M.","family":"Tyrrell","sequence":"additional","affiliation":[{"name":"Department of ElectronicsUniversity of YorkYorkYO10 5DDUK"}]}],"member":"265","published-online":{"date-parts":[[2015,7]]},"reference":[{"issue":"4","key":"e_1_2_7_2_2","first-page":"433","article-title":"High\u2010performance CMOS variability in the 65\u2010nm regime and beyond","volume":"50","author":"Bernstein K.","year":"2010","journal-title":"IBM J. Res. Dev."},{"key":"e_1_2_7_3_2","unstructured":"Asenov A.: \u2018Variability in the next generation CMOS technologies and impact on design\u2019.Proc. of the First Int. Conf. of CMOS Variability 2007"},{"key":"e_1_2_7_4_2","doi-asserted-by":"crossref","unstructured":"Borkar S. Karnik T. Narendra S. Tschanz J. Keshavarzi A. De V.: \u2018Parameter variations and impact on circuits and microarchitecture\u2019.Proc. of the 40th Annual Design Automation Conf. (DAC) 2003 pp.338\u2013342","DOI":"10.1145\/775832.775920"},{"issue":"3","key":"e_1_2_7_5_2","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1007\/s10710-011-9131-8","article-title":"The evolution of standard cell libraries for future technology nodes","volume":"12","author":"Walker J.A.","year":"2011","journal-title":"Genet. Program. Evol. Mach."},{"key":"e_1_2_7_6_2","doi-asserted-by":"crossref","unstructured":"Ali S. Ke L. Wilcock R. Wilson P.: \u2018Improved performance and variation modelling for hierarchical\u2010based optimisation of analogue integrated circuits\u2019.Design Automation and Test in Europe (DATE) April2009 pp.712\u2013717","DOI":"10.1109\/DATE.2009.5090757"},{"key":"e_1_2_7_7_2","doi-asserted-by":"crossref","unstructured":"Zheng R. Suh J. Xu C. Hakim N. Bakkaloglu B. Cao Y.: \u2018Programmable analog device array (PANDA): a platform for transistor\u2010level analog reconfigurability\u2019.Design Automation Conf. (DAC) 2011","DOI":"10.1145\/2024724.2024801"},{"key":"e_1_2_7_8_2","doi-asserted-by":"crossref","unstructured":"Cheng B. Wang X. Brown A.R. Kuang J.B. Nassif S. Asenov A.: \u2018Transistor and SRAM co\u2010design considerations in a 14 nm SOI FinFET technology node\u2019.Proc. of the Int. Electron Devices Meeting (IEDM) San Francisco CA USA 2012","DOI":"10.1109\/ISCAS.2013.6572347"},{"issue":"3","key":"e_1_2_7_9_2","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1049\/iet-cdt.2009.0011","article-title":"Fault tolerance and reliability in field\u2010programmable gate arrays","volume":"4","author":"Stott E.","year":"2010","journal-title":"IET Comput. Digit. Tech."},{"key":"e_1_2_7_10_2","unstructured":"Takahashi E. Kasai Y. Murakawa M. Higuchi T.: \u2018A post\u2010silicon clock timing adjustment using genetic algorithms\u2019.Symp. on VLSI Circuits 2003 pp.13\u201316"},{"issue":"3","key":"e_1_2_7_11_2","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1109\/JSSC.2002.808303","article-title":"An AI\u2010calibrated IF filter: a yield enhancement method with area and power dissipation reductions","volume":"38","author":"Murakawa M.","year":"2003","journal-title":"IEEE J. Solid\u2010State Circuits"},{"key":"e_1_2_7_12_2","unstructured":"Takahashi E. Murakawa M. Kasai Y. Higuchi T.: \u2018Power dissipation reductions with genetic algortihms\u2019.Proc. of the NASA\/DOD Conf. on Evolvable Hardware 2003 p.111"},{"issue":"1","key":"e_1_2_7_13_2","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1109\/92.920839","article-title":"Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution\u2010oriented chips","volume":"9","author":"Stoica A.","year":"2001","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"e_1_2_7_14_2","doi-asserted-by":"crossref","unstructured":"Langeheine J. Trefzer M. Br\u00fcderle D. Meier K. Schemmel J.: \u2018On the evolution of analog electronic circuits using building blocks on a CMOS FPTA\u2019.Proc. of the Genetic and Evolutionary Computation Conf. (GECCO) June2004 pp.1316\u20131327","DOI":"10.1007\/978-3-540-24854-5_126"},{"key":"e_1_2_7_15_2","doi-asserted-by":"crossref","unstructured":"Asenov A.: \u2018Statistical nano CMOS variability and its impact on SRAM\u2019.Extreme Statistics in Nanoscale Memory Design 2010 pp.17\u201350","DOI":"10.1007\/978-1-4419-6606-3_3"},{"issue":"19","key":"e_1_2_7_16_2","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1049\/el.2013.1343","article-title":"Impact of dynamic variability on the operation of CMOS inverter","volume":"49","author":"Ghibaudo G.","year":"2013","journal-title":"Electron. Lett."},{"issue":"8","key":"e_1_2_7_17_2","doi-asserted-by":"crossref","first-page":"1584","DOI":"10.1109\/TC.2013.59","article-title":"PAnDA: a reconfigurable architecture that adapts to physical substrate variations","volume":"62","author":"Walker J.A.","year":"2013","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_7_18_2","doi-asserted-by":"crossref","unstructured":"Trefzer M.A. Walker J.A. Tyrrell A.M.: \u2018A programmable analog and digital array for bio\u2010inspired electronic design optimization at nano\u2010scale silicon technology nodes\u2019.IEEE Asilomar Conf. on Signals Systems and Computers Asilomar CA November2011","DOI":"10.1109\/ACSSC.2011.6190276"},{"key":"e_1_2_7_19_2","unstructured":"Langeheine J. Trefzer M. Schemmel J. Meier K.: \u2018Intrinsic evolution of digital\u2010to\u2010analog converters using a CMOS FPTA chip\u2019.Proc. of the NASA\/DoD Conf. on Evolvable Hardware June2004 pp.18\u201325"},{"issue":"10","key":"e_1_2_7_20_2","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1049\/el:20080447","article-title":"Investigation into effects of device variability on CMOS layout motifs","volume":"44","author":"Paluchowski S.","year":"2008","journal-title":"Electron. Lett."},{"issue":"8","key":"e_1_2_7_21_2","doi-asserted-by":"crossref","DOI":"10.1109\/LED.2008.2001030","article-title":"Accurate statistical description of random dopant induced threshold voltage variability","volume":"29","author":"Millar C.","year":"2008","journal-title":"IEEE Electron Device Lett."},{"key":"e_1_2_7_22_2","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1088\/0957-4484\/10\/2\/309","article-title":"Random dopant induced threshold voltage lowering and fluctuations in sub 50 nm MOSFETs: a statistical 3D \u2018atomistic\u2019 simulation study","volume":"10","author":"Asenov A.","year":"1999","journal-title":"Nanotechnology"},{"key":"e_1_2_7_23_2","unstructured":"Moroz V.: \u2018Design for manufacturability: OPC and stress variations\u2019.Proc. of the First Int. Conf. on CMOS Variability 2007"},{"key":"e_1_2_7_24_2","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/S0167-9317(99)00348-2","article-title":"The effect of polysilicon grain boundaries on MOS based devices","volume":"48","author":"Eccleston W.","year":"1999","journal-title":"Microelectron. Eng."},{"key":"e_1_2_7_25_2","doi-asserted-by":"crossref","unstructured":"Matsunawa T. Nosato H. Sakanashi H. et al.: \u2018Adaptive optical proximity correction using an optimization method\u2019.Proc. of the Seventh IEEE Int. Conf. on Computer and Information Technology (CIT) 2007 pp.853\u2013860","DOI":"10.1109\/CIT.2007.133"},{"key":"e_1_2_7_26_2","doi-asserted-by":"crossref","unstructured":"Kheterpal V. Rovner V. Hersan T.G. et al.: \u2018Design methodology for IC manufacturability based on regular logic\u2010bricks\u2019.Proc. of the 42nd Annual Design Automation Conf. 2005 pp.353\u2013358","DOI":"10.1145\/1065579.1065675"},{"key":"e_1_2_7_27_2","doi-asserted-by":"crossref","unstructured":"Hilder J.A. Walker J.A. Tyrrell A.M.: \u2018Optimising variability tolerant standard cell libraries\u2019.2009 IEEE Congress on Evolutionary Computation May2009 pp.2273\u20132280","DOI":"10.1109\/CEC.2009.4983223"},{"key":"e_1_2_7_28_2","unstructured":"Langeheine J. Trefzer M.A. Schemmel J. Meier K.: \u2018Intrinsic evolution of analog electronic circuits using a CMOS FPTA chip\u2019.Fifth Conf. on Evolutionary Methods for Design Optimization and Control with Applications to Industrial and Societal Problems (EUROGEN) 2003"},{"key":"e_1_2_7_29_2","unstructured":"Langeheine J.: \u2018Intrinsic hardware evolution on the transistor level\u2019.PhD dissertation Rupertus Carola University of Heidelberg Heidelberg July2005"},{"key":"e_1_2_7_30_2","doi-asserted-by":"crossref","unstructured":"Deb K. Agrawal S. Pratap A. Meyarivan T.: \u2018A fast elitist non\u2010dominated sorting genetic algorithm for multi\u2010objective optimisation: NSGA\u2010II\u2019.Proc. of the Conf. on Parallel Problem Solving from Nature 2000 pp.849\u2013858","DOI":"10.1007\/3-540-45356-3_83"},{"key":"e_1_2_7_31_2","unstructured":"Trefzer M.A.: \u2018Evolution of transistor circuits\u2019.PhD dissertation Rupertus Carola University of Heidelberg Heidelberg December2006"},{"key":"e_1_2_7_32_2","volume-title":"CMOS VLSI design: a circuits and systems perspective","author":"Weste N.","year":"2011"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cdt.2014.0146","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cdt.2014.0146","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cdt.2014.0146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,6]],"date-time":"2022-05-06T04:22:57Z","timestamp":1651810977000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cdt.2014.0146"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":31,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,7]]}},"alternative-id":["10.1049\/iet-cdt.2014.0146"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt.2014.0146","archive":["Portico"],"relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"value":"1751-8601","type":"print"},{"value":"1751-861X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}