{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T05:57:16Z","timestamp":1725515836443},"reference-count":22,"publisher":"Institution of Engineering and Technology (IET)","issue":"3","license":[{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"},{"start":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T00:00:00Z","timestamp":1430438400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204022"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61204022"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100006606","name":"Natural Science Foundation of Tianjin City","doi-asserted-by":"publisher","award":["12JCYBJC30700"],"id":[{"id":"10.13039\/501100006606","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Computers & Digital Techniques"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1049\/iet-cdt.2014.0101","type":"journal-article","created":{"date-parts":[[2015,1,29]],"date-time":"2015-01-29T15:45:46Z","timestamp":1422546346000},"page":"175-184","source":"Crossref","is-referenced-by-count":30,"title":["High throughput and secure advanced encryption standard on field programmable gate array with fine pipelining and enhanced key expansion"],"prefix":"10.1049","volume":"9","author":[{"given":"Qiang","family":"Liu","sequence":"first","affiliation":[{"name":"School of Electronic Information Engineering Tianjin UniversityTianjin30072People's Republic of China"}]},{"given":"Zhenyu","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Electronic Information Engineering Tianjin UniversityTianjin30072People's Republic of China"}]},{"given":"Ye","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Electronic Information Engineering Tianjin UniversityTianjin30072People's Republic of China"}]}],"member":"265","published-online":{"date-parts":[[2015,5]]},"reference":[{"key":"e_1_2_8_2_2","unstructured":"Tate J. Beck P. Ibarra H.H. Kumaravel S. Miklas L.: \u2018Introduction to storage area networks and system networking\u2019.2012[Online]. Available at:http:\/\/www.ibm.com\/redbooks"},{"issue":"3","key":"e_1_2_8_3_2","doi-asserted-by":"crossref","first-page":"S8","DOI":"10.1109\/MCOM.2009.4804384","article-title":"40 Gigabit Ethernet and 100 gigabit Ethernet: the development of a flexible architecture [commentary]","volume":"47","author":"D'Ambrosia J.","year":"2009","journal-title":"IEEE Commun. Mag."},{"key":"e_1_2_8_4_2","doi-asserted-by":"crossref","unstructured":"Henzen L. Fichtner W.: \u2018FPGA parallel\u2010pipelined AES\u2010GCM core for 100G Ethernet applications\u2019.Proc. ESSCIRC September2010 pp.202\u2013205","DOI":"10.1109\/ESSCIRC.2010.5619894"},{"key":"e_1_2_8_5_2","unstructured":"National Institute of Standards and Technology (NIST) Information Technology Laboratory (ITL): \u2018Advanced encryption standard (AES)\u2019 in:Federal Information Processing Standards (FIPS) Publication 197 September2001"},{"key":"e_1_2_8_6_2","doi-asserted-by":"crossref","first-page":"235","DOI":"10.1007\/978-0-387-71817-0_10","volume-title":"Cryptographic Engineering","author":"Gaj K.","year":"2009"},{"key":"e_1_2_8_7_2","doi-asserted-by":"crossref","unstructured":"Liu Q. Xu Z. Yuan Y.: \u2018A 66.1 Gbps single\u2010pipeline AES on FPGA\u2019.Proc. Int. Conf. Field\u2010Programmable Technology December2013 pp.378\u2013381","DOI":"10.1109\/FPT.2013.6718392"},{"key":"e_1_2_8_8_2","doi-asserted-by":"crossref","unstructured":"Zhou G. Michalik H. Hinsenkamp L.: \u2018Improving throughput of AES\u2010GCM with pipelined karatsuba multipliers on FPGAs\u2019.Reconfigurable computing: architectures tools and applications (Springer Berlin\/Heidelberg) ser. Lecture Notes in Computer Science 2009 pp.193\u2013203","DOI":"10.1007\/978-3-642-00641-8_20"},{"key":"e_1_2_8_9_2","doi-asserted-by":"crossref","unstructured":"Hussain U. Jamal H.: \u2018An efficient high throughput FPGA implementation of AES for multi\u2010gigabit protocols\u2019.Proc. Int. Conf. Frontiers of Information Technology December2012 pp.215\u2013218","DOI":"10.1109\/FIT.2012.45"},{"issue":"9","key":"e_1_2_8_10_2","first-page":"59","article-title":"Efficient hardware realization of advanced encryption standard algorithm using Virtex\u20105 FPGA","volume":"9","author":"Rais M.H.","year":"2009","journal-title":"Int. J. Comput. Sci. Netw. Secur."},{"issue":"9","key":"e_1_2_8_11_2","first-page":"305","article-title":"A novel FPGA implementation of AES\u2010128 using reduced residue of prime numbers based S\u2010Box","volume":"9","author":"Rais M.H.","year":"2009","journal-title":"Int. J. Comput. Sci. Netw. Secur."},{"key":"e_1_2_8_12_2","unstructured":"Hodjat A. Verbauwhede I.: \u2018A 21.54 Gbits\/s fully pipelined AES processor on FPGA\u2019.IEEE Proc. Int. Symp. Field\u2010Programmable Custom Computing Machines April2004 pp.308\u2013309"},{"key":"e_1_2_8_13_2","doi-asserted-by":"crossref","unstructured":"Good T. Benaissa M.: \u2018AES on FPGA from the fastest to the smallest\u2019.Cryptographic hardware and embedded systems (Springer Berlin\/Heidelberg) ser. Lecture Notes in Computer Science 2005 pp.427\u2013440","DOI":"10.1007\/11545262_31"},{"key":"e_1_2_8_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234891"},{"key":"e_1_2_8_15_2","doi-asserted-by":"crossref","unstructured":"J\u00e4rvinen K.U. Tommiska M.T. Skytt\u00e4 J.O.: \u2018A fully pipelined memoryless 17.8 Gbps AES\u2010128 encryptor\u2019.Proc. Int. Symp. Field Programmable Gate Arrays ser. FPGA \u201803 New York NY USA 2003 pp.207\u2013215","DOI":"10.1145\/611817.611848"},{"issue":"1","key":"e_1_2_8_16_2","first-page":"22","article-title":"VLSI implementation of AES crypto processor for high throughput","volume":"6","author":"Reddy R.S.S.K.","year":"2011","journal-title":"Int. J. Adv. Eng. Sci. Technol."},{"key":"e_1_2_8_17_2","doi-asserted-by":"crossref","unstructured":"Zhou G. Michalik H. Hinsenkamp L.: \u2018Efficient and high\u2010throughput implementations of AES\u2010GCM on FPGAs\u2019.Proc. Int. Conf. Field\u2010Programmable Technology December2007 pp.185\u2013192","DOI":"10.1109\/FPT.2007.4439248"},{"key":"e_1_2_8_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.49"},{"key":"e_1_2_8_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"e_1_2_8_20_2","unstructured":"Shi K. Boland D. Constantinides G.: \u2018Accuracy\u2010performance tradeoffs on an FPGA through overclocking\u2019.IEEE Proc. Int. Symp. Field\u2010Programmable Custom Computing Machines April2013 pp.29\u201336"},{"issue":"1","key":"e_1_2_8_21_2","first-page":"137","article-title":"One\u2010way property strategy and improvement of key generation algorithm of Rijndael","volume":"39","author":"Hu L.","year":"2009","journal-title":"J. JILIN Univ. (Eng. Technol. Edn.)"},{"key":"e_1_2_8_22_2","doi-asserted-by":"crossref","unstructured":"Saberi I. Shojaie B. Salleh M.: \u2018Enhanced key expansion for AES\u2010256 by using even\u2013odd method\u2019.Proc. Int. Conf. Research and Innovation in Information Systems November2011 pp.1\u20135","DOI":"10.1109\/ICRIIS.2011.6125708"},{"key":"e_1_2_8_23_2","doi-asserted-by":"crossref","unstructured":"Chen T. Huo W. Liu Z.: \u2018Design and efficient FPGA implementation of Ghash core for AES\u2010GCM\u2019.Proc. Int. Conf. Computational Intelligence and Software Engineering December2010 pp.1\u20134","DOI":"10.1109\/CISE.2010.5676905"}],"container-title":["IET Computers & Digital Techniques"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cdt.2014.0101","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cdt.2014.0101","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cdt.2014.0101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,5]],"date-time":"2021-02-05T23:19:58Z","timestamp":1612567198000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cdt.2014.0101"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,5]]}},"alternative-id":["10.1049\/iet-cdt.2014.0101"],"URL":"https:\/\/doi.org\/10.1049\/iet-cdt.2014.0101","archive":["Portico"],"relation":{},"ISSN":["1751-8601","1751-861X"],"issn-type":[{"value":"1751-8601","type":"print"},{"value":"1751-861X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,5]]}}}