{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T09:40:29Z","timestamp":1723801229904},"reference-count":36,"publisher":"Institution of Engineering and Technology (IET)","issue":"7","license":[{"start":{"date-parts":[[2020,10,22]],"date-time":"2020-10-22T00:00:00Z","timestamp":1603324800000},"content-version":"vor","delay-in-days":21,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100001409","name":"Department of Science and Technology, Ministry of Science and Technology, India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001409","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Circuits, Devices & Systems"],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1049\/iet-cds.2019.0318","type":"journal-article","created":{"date-parts":[[2020,10,23]],"date-time":"2020-10-23T02:11:15Z","timestamp":1603419075000},"page":"1001-1011","source":"Crossref","is-referenced-by-count":3,"title":["0.4\u00a0mW, 0.27 pJ\/bit true random number generator using jitter, metastability and current starved topology"],"prefix":"10.1049","volume":"14","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-5282-4461","authenticated-orcid":false,"given":"Dhirendra","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication EngineeringIIIT AllahabadAllahabadIndia"}]},{"given":"Rahul","family":"Anand","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication EngineeringIIIT AllahabadAllahabadIndia"}]},{"given":"Sajai Vir","family":"Singh","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication EngineeringJIITNoidaUttar PradeshIndia"}]},{"given":"Prasanna Kumar","family":"Misra","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication EngineeringIIIT AllahabadAllahabadIndia"}]},{"given":"Ashok","family":"Srivastava","sequence":"additional","affiliation":[{"name":"Division of Electrical and Computer EngineeringLSUBaton RougeUSA"}]},{"given":"Manish","family":"Goswami","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication EngineeringIIIT AllahabadAllahabadIndia"}]}],"member":"265","published-online":{"date-parts":[[2020,10,22]]},"reference":[{"issue":"4","key":"e_1_2_6_2_2","doi-asserted-by":"crossref","first-page":"1074","DOI":"10.1109\/JSSC.2018.2886350","article-title":"An all\u2010digital unified physically unclonable function and true random number generator featuring self\u2010calibrating hierarchical Von Neumann extraction in 14\u2010nm tri\u2010gate CMOS","volume":"54","author":"Sudhir K.S.","year":"2019","journal-title":"IEEE J. Solid\u2010State Circuits"},{"issue":"7","key":"e_1_2_6_3_2","doi-asserted-by":"crossref","first-page":"2615","DOI":"10.1109\/TCSI.2019.2895045","article-title":"Nano\u2010intrinsic true random number generation: a device to data study","volume":"66","author":"Jeeson K.","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I, Reg."},{"issue":"5","key":"e_1_2_6_4_2","doi-asserted-by":"crossref","first-page":"627","DOI":"10.1109\/TCSII.2018.2821904","article-title":"A 16\u2009\u00d7\u200916 pixel post\u2010processing free quantum random number generator based on SPADS","volume":"65","author":"Hesong X.","year":"2018","journal-title":"IEEE Trans. Circuits Syst. II, Reg."},{"key":"e_1_2_6_5_2","unstructured":"Benjamin J. Paul K.: \u2018The Intel RNG: Cryptographic Research Inc. White Paper\u2019 1999. Available at:http:\/\/www.cryptography.com\/intelRNG.pdf"},{"issue":"2","key":"e_1_2_6_6_2","doi-asserted-by":"crossref","first-page":"445","DOI":"10.1007\/s10470-019-01568-x","article-title":"Design, FPGA implementation and statistical analysis of chaos\u2010ring based dual entropy core true random number generator","volume":"102","author":"Ismail K.","year":"2020","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"12","key":"e_1_2_6_7_2","doi-asserted-by":"crossref","first-page":"3138","DOI":"10.1109\/TCSI.2017.2729941","article-title":"ACRO\u2010PUF: A low\u2010power, reliable and aging resilient current starved inverter\u2010based ring oscillator physical unclonable function","volume":"64","author":"Chao Q.L.","year":"2017","journal-title":"IEEE Trans. Circuits Syst. I, Reg."},{"issue":"1","key":"e_1_2_6_8_2","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/JSSC.2007.910965","article-title":"True random number generator with a metastability\u2010based quality control","volume":"43","author":"Carlos T.","year":"2008","journal-title":"IEEE J. Solid\u2010State Circuits"},{"issue":"12","key":"e_1_2_6_9_2","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/LSSC.2019.2896777","article-title":"A 65\u2010nm CMOS 3.2\u2010to\u201086\u00a0Mb\/s 2.58 pJ\/bit highly digital true random number generator with integrated de\u2010correction and bias correction","volume":"1","author":"Venkata R.P.","year":"2018","journal-title":"IEEE Solid\u2010State Circuit Lett."},{"key":"e_1_2_6_10_2","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1109\/TC.2003.1190581","article-title":"A high\u2010speed oscillator\u2010based truly random number source for cryptographic applications on smart card IC","volume":"52","author":"Marco B.","year":"2003","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_6_11_2","unstructured":"Sudhir K.S. Sanu K.M. Vikram S.et al.: \u2018An all\u2010digital unified static\/dynamic entropy generator featuring self\u2010calibrating hierarchical Von Neumann extraction for secure privacy\u2010preserving mutual authentication in IOT mote platforms\u2019.Proc. IEEE Symp. VLSI Circuits Honolulu Hi USA October2018 pp.169\u2013170"},{"issue":"8","key":"e_1_2_6_12_2","first-page":"1803","article-title":"Phase noise and jitter in CMOS ring oscillators","volume":"41","author":"Asad A.A.","year":"2016","journal-title":"IEEE J. Solid\u2010State Circuits"},{"issue":"3","key":"e_1_2_6_13_2","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1109\/TCSI.2004.823658","article-title":"A novel model on phase noise of ring oscillator based on last passage time","volume":"51","author":"Bosco H.L.","year":"2004","journal-title":"IEEE Trans. Circuits Syst. I, Reg."},{"issue":"2","key":"e_1_2_6_14_2","doi-asserted-by":"crossref","first-page":"793","DOI":"10.1109\/TSP.2004.839924","article-title":"Embeddable ADC\u2010based true random number generator for cryptographic applications exploiting nonlinear signal processing and chaos","volume":"53","author":"Sergio C.","year":"2005","journal-title":"IEEE Trans. Signal Process."},{"issue":"4","key":"e_1_2_6_15_2","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1049\/iet-cds.2019.0209","article-title":"Systematic circuit design and analysis using generalized gm\/ID function of MOS device","volume":"14","author":"Hamed A.","year":"2020","journal-title":"IET Circuits Devices Syst."},{"issue":"4","key":"e_1_2_6_16_2","first-page":"1","article-title":"An improved DCM\u2010based tunable true random number generator for Xilinx FPGA","volume":"64","author":"Anju P.J.","year":"2017","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"2","key":"e_1_2_6_17_2","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TMSCS.2015.2494014","article-title":"A PUF\u2010enabled secure architecture for FPGA\u2010based IoT applications","volume":"1","author":"Anju P.J.","year":"2015","journal-title":"IEEE Trans. Multi\u2010Scale Comput. Syst."},{"issue":"4","key":"e_1_2_6_18_2","first-page":"1022","article-title":"An all\u2010digital edge racing true random number generator robust against PVT variations","volume":"51","author":"Kaiyuan Y.","journal-title":"IEEE J. Solid\u2010State Circuits"},{"issue":"7","key":"e_1_2_6_19_2","doi-asserted-by":"crossref","first-page":"446","DOI":"10.1109\/TCSII.2013.2258274","article-title":"A framework for investigating the performance of chaotic\u2010map truly random number generators","volume":"60","author":"Ahmad B.","year":"2013","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"e_1_2_6_20_2","first-page":"136","article-title":"Ring oscillators: characteristics and applications","volume":"48","author":"Mandal M.K.","year":"2010","journal-title":"Indian J. Pure Appl. Phys."},{"issue":"3","key":"e_1_2_6_21_2","first-page":"684","article-title":"Jitter amplifier for oscillator\u2010based true random number generator","volume":"96","author":"Takehiko A.","year":"2013","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"e_1_2_6_22_2","doi-asserted-by":"crossref","unstructured":"Kaiyuan Y. David F. Michael B.H.et al.: \u201816.3 a 23\u00a0Mb\/s 23pJ fully synthesized true\u2010random number generator in 28 and 65\u00a0nm CMOS\u2019.IEEE Int. Solid\u2010State Circuits Conf. Digest of Technical Papers (ISSCC) San Francisco CA USA February2014 pp.280\u2013281","DOI":"10.1109\/ISSCC.2014.6757434"},{"issue":"7","key":"e_1_2_6_23_2","doi-asserted-by":"crossref","first-page":"1785","DOI":"10.1109\/TCSI.2015.2441966","article-title":"Entropy and energy bounds for metastability based TRNG with lightweight post\u2010processing","volume":"62","author":"Vikram B.S.","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I, Reg."},{"key":"e_1_2_6_24_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20080144"},{"issue":"3","key":"e_1_2_6_25_2","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/TCSII.2016.2568181","article-title":"An integrated dual entropy core true random number generator","volume":"64","author":"Ihsan C.","year":"2017","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"2","key":"e_1_2_6_26_2","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1002\/cta.2305","article-title":"A switched\u2010capacitor skew\u2010tent map implementation for random number generation","volume":"45","author":"Jose L.V.","year":"2017","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"e_1_2_6_27_2","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/s10470-014-0324-y","article-title":"A new dual entropy core true random number generator","volume":"81","author":"Ihsan C.","year":"2014","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"11","key":"e_1_2_6_28_2","doi-asserted-by":"crossref","first-page":"1885","DOI":"10.1002\/cta.2374","article-title":"Chaotic cellular neural network based true random number generator","volume":"45","author":"Baris K.","year":"2017","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"e_1_2_6_29_2","first-page":"110","article-title":"A provably secure true random number generator with built\u2010in tolerance to active attacks","volume":"56","author":"Berk S.","year":"2007","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_6_30_2","doi-asserted-by":"crossref","first-page":"1677","DOI":"10.1109\/TVLSI.2008.2001731","article-title":"A robust random number generator based on a differential current\u2010mode chaos","volume":"16","author":"Oded K.","year":"2008","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"e_1_2_6_31_2","unstructured":"Dhirendra K. Kasif N. Prasanna K.M.et al.: \u2018Modified tent map based design for true random number generator\u2019.2018 IEEE Int. Symp. on Smart Electronics Systems (iSES) (Formerly iNiS) India December2018 pp.27\u201330"},{"key":"e_1_2_6_32_2","doi-asserted-by":"crossref","unstructured":"Werner S. Wolfgang K.: \u2018Evaluation criteria for true (physical) random number generators used in cryptographic applications\u2019.Proc. Cryptography Hardware Embedded System Berlin Heidelberg 2002 pp.431\u2013449","DOI":"10.1007\/3-540-36400-5_31"},{"key":"e_1_2_6_33_2","unstructured":"Lawrence E.B. Andrew L.R. Juan S.et al.: \u2018A statistical test suite for random and pseudorandom number generators for cryptographic applications\u2019 (Nat. Inst. Standards Technol. Gaithersburg MD USA SP 800\u201022 rev. la Tech. Rep. 2010)"},{"issue":"7","key":"e_1_2_6_34_2","doi-asserted-by":"crossref","first-page":"1695","DOI":"10.1109\/JSSC.2016.2558490","article-title":"\u03bcRNG: A 300\u2013950\u00a0mV, 323 gbps\/W all\u2010digital full\u2010entropy true random number generator in 14\u00a0nm FinFET CMOS","volume":"51","author":"Sanu K.M.","year":"2016","journal-title":"IEEE J. Solid\u2010State Circuits"},{"key":"e_1_2_6_35_2","unstructured":"Eunhwan K. Minah L. Jae J.K.: \u20188.28\u00a0Mb\/s 28\u00a0Mb\/mJ robust true\u2010random number generator in 65\u00a0nm CMOS based on differential ring oscillator with feedback resistors\u2019.Proc. IEEE Int. Solid\u2010state Circuits Conf. (ISSCC) Pohang Korea February2017 pp.144\u2013145"},{"volume-title":"CMOS analog circuit design","year":"2004","author":"Phillip E.A.","key":"e_1_2_6_36_2"},{"issue":"3","key":"e_1_2_6_37_2","doi-asserted-by":"crossref","first-page":"853","DOI":"10.1007\/s10470-013-0251-3","article-title":"Novel last passage time based jitter model with application to low slew rate\/high noise ring oscillator","volume":"78","author":"Bosco L.","year":"2014","journal-title":"Analog Integr. Circuits Signal Process."}],"container-title":["IET Circuits, Devices & Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2019.0318","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cds.2019.0318","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2019.0318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,16]],"date-time":"2024-08-16T09:03:22Z","timestamp":1723799002000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cds.2019.0318"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":36,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020,10]]}},"alternative-id":["10.1049\/iet-cds.2019.0318"],"URL":"https:\/\/doi.org\/10.1049\/iet-cds.2019.0318","archive":["Portico"],"relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"type":"print","value":"1751-858X"},{"type":"electronic","value":"1751-8598"}],"subject":[],"published":{"date-parts":[[2020,10]]}}}