{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T07:45:27Z","timestamp":1649144727773},"reference-count":27,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","license":[{"start":{"date-parts":[[2020,1,14]],"date-time":"2020-01-14T00:00:00Z","timestamp":1578960000000},"content-version":"vor","delay-in-days":13,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Circuits, Devices & Systems"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1049\/iet-cds.2019.0297","type":"journal-article","created":{"date-parts":[[2019,11,29]],"date-time":"2019-11-29T02:51:05Z","timestamp":1574995865000},"page":"100-106","source":"Crossref","is-referenced-by-count":0,"title":["New analogue stop\u2010learning control module using astrocyte for neuromorphic learning"],"prefix":"10.1049","volume":"14","author":[{"given":"Milad","family":"Almasi","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Faculty of EngineeringRazi UniversityKermanshahIran"}]},{"given":"Gholamreza","family":"Karimi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Faculty of EngineeringRazi UniversityKermanshahIran"}]},{"given":"Mahnaz","family":"Ranjbar","sequence":"additional","affiliation":[{"name":"Young Researchers and Elite Club, Kermanshah BranchIslamic Azad UniversityKermanshahIran"}]},{"given":"Mostafa Rahimi","family":"Azghadi","sequence":"additional","affiliation":[{"name":"College of Science and EngineeringJames Cook UniversityTownsvilleQLD4811Australia"}]}],"member":"265","published-online":{"date-parts":[[2020,1,14]]},"reference":[{"key":"e_1_2_7_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2009.2029704"},{"key":"e_1_2_7_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654298"},{"key":"e_1_2_7_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2008.2005781"},{"key":"e_1_2_7_5_2","doi-asserted-by":"publisher","DOI":"10.3389\/fnint.2016.00008.2006."},{"key":"e_1_2_7_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2314454"},{"key":"e_1_2_7_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2829918"},{"key":"e_1_2_7_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2820016"},{"issue":"2","key":"e_1_2_7_9_2","first-page":"17","article-title":"Programmable spike\u2010timing\u2010dependent plasticity learning circuits in neuromorphic VLSI architectures","volume":"12","author":"Azghadi M.R.","year":"2015","journal-title":"ACM J. Emerging Technol. Comput. Syst."},{"key":"e_1_2_7_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378290"},{"key":"e_1_2_7_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-015-0727-8"},{"key":"e_1_2_7_12_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.03.018"},{"key":"e_1_2_7_13_2","doi-asserted-by":"publisher","DOI":"10.4161\/cib.1.2.7284"},{"key":"e_1_2_7_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-015-0703-3"},{"key":"e_1_2_7_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2417580"},{"key":"e_1_2_7_16_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.biosystems.2006.04.012"},{"key":"e_1_2_7_17_2","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-015-2112-8"},{"key":"e_1_2_7_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118408"},{"key":"e_1_2_7_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2006.4600325"},{"key":"e_1_2_7_20_2","doi-asserted-by":"publisher","DOI":"10.1113\/jphysiol.1952.sp004764"},{"key":"e_1_2_7_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541785"},{"key":"e_1_2_7_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"e_1_2_7_23_2","doi-asserted-by":"publisher","DOI":"10.1152\/jn.00686.2005"},{"key":"e_1_2_7_24_2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2008.12-07-680"},{"key":"e_1_2_7_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536980"},{"key":"e_1_2_7_26_2","volume-title":"VLSI design techniques for analog and digital circuits","author":"Geiger R.L.","year":"1990"},{"key":"e_1_2_7_27_2","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-018-1106-8"},{"key":"e_1_2_7_28_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.06.071"}],"container-title":["IET Circuits, Devices & Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2019.0297","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cds.2019.0297","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2019.0297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,15]],"date-time":"2021-01-15T21:16:48Z","timestamp":1610745408000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cds.2019.0297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1]]}},"alternative-id":["10.1049\/iet-cds.2019.0297"],"URL":"https:\/\/doi.org\/10.1049\/iet-cds.2019.0297","archive":["Portico"],"relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"value":"1751-858X","type":"print"},{"value":"1751-8598","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1]]}}}