{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:16:51Z","timestamp":1740147411962,"version":"3.37.3"},"reference-count":25,"publisher":"Institution of Engineering and Technology (IET)","issue":"1","license":[{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/onlinelibrary.wiley.com\/termsAndConditions#vor"},{"start":{"date-parts":[[2019,12,12]],"date-time":"2019-12-12T00:00:00Z","timestamp":1576108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/doi.wiley.com\/10.1002\/tdm_license_1.1"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IET Circuits, Devices & Systems"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1049\/iet-cds.2019.0108","type":"journal-article","created":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T02:57:03Z","timestamp":1570503423000},"page":"25-34","source":"Crossref","is-referenced-by-count":11,"title":["Time\u2010based all\u2010digital time\u2010to\u2010digital converter with pre\u2010skewed bi\u2010directional gated delay line time integrator"],"prefix":"10.1049","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7758-5455","authenticated-orcid":false,"given":"Fei","family":"Yuan","sequence":"first","affiliation":[{"name":"Department of Electrical, Computer, and Biomedical EngineeringRyerson UniversityTorontoONCanadaM5B 2K3"}]},{"given":"Parth","family":"Parekh","sequence":"additional","affiliation":[{"name":"Department of Electrical, Computer, and Biomedical EngineeringRyerson UniversityTorontoONCanadaM5B 2K3"}]}],"member":"265","published-online":{"date-parts":[[2019,12,12]]},"reference":[{"key":"e_1_2_7_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2005.1489847"},{"key":"e_1_2_7_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"e_1_2_7_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917500"},{"key":"e_1_2_7_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537261"},{"key":"e_1_2_7_6_2","first-page":"2593","volume-title":"Proc. IEEE Int'l Symp. Circuits Syst.","author":"Lu P.","year":"2012"},{"key":"e_1_2_7_7_2","first-page":"189","volume-title":"Proc. IEEE ESSCIRC","author":"Ng A.","year":"2012"},{"key":"e_1_2_7_8_2","first-page":"190","volume-title":"Symp. VLSI Circuits Dig. Tech. Papers","author":"Konishi T.","year":"2012"},{"key":"e_1_2_7_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271996"},{"key":"e_1_2_7_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2321195"},{"key":"e_1_2_7_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2399673"},{"key":"e_1_2_7_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190669"},{"key":"e_1_2_7_13_2","first-page":"240","volume-title":"IEEE Int'l Conf. Solid\u2010State Circuits Dig. Tech. Papers","author":"Hong J.","year":"2012"},{"key":"e_1_2_7_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2682841"},{"key":"e_1_2_7_15_2","first-page":"1513","volume-title":"IEEE Mid\u2010West Symp. Circuits Syst.","author":"Park Y.","year":"2017"},{"key":"e_1_2_7_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2017.8242131"},{"key":"e_1_2_7_17_2","first-page":"191","volume-title":"IEEE Int'l NEW Circuits Syst. conf.","author":"Parekh P.","year":"2018"},{"volume-title":"Design of analog CMOS integrated circuits","year":"2001","author":"Razavi B.","key":"e_1_2_7_18_2"},{"key":"e_1_2_7_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297412"},{"key":"e_1_2_7_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2018.8596506"},{"key":"e_1_2_7_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.551926"},{"key":"e_1_2_7_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"e_1_2_7_23_2","first-page":"1005","volume-title":"IEEE Mid\u2010West Symp. Circuits Syst.","author":"Park Y.","year":"2017"},{"key":"e_1_2_7_24_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.05.010"},{"key":"e_1_2_7_25_2","first-page":"95","volume-title":"Proc. IEEE RFIC","author":"Wu Y.","year":"2015"},{"key":"e_1_2_7_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2010144"}],"container-title":["IET Circuits, Devices & Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2019.0108","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/full-xml\/10.1049\/iet-cds.2019.0108","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1049\/iet-cds.2019.0108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,1,15]],"date-time":"2021-01-15T21:17:51Z","timestamp":1610745471000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1049\/iet-cds.2019.0108"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,12]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1]]}},"alternative-id":["10.1049\/iet-cds.2019.0108"],"URL":"https:\/\/doi.org\/10.1049\/iet-cds.2019.0108","archive":["Portico"],"relation":{},"ISSN":["1751-858X","1751-8598"],"issn-type":[{"type":"print","value":"1751-858X"},{"type":"electronic","value":"1751-8598"}],"subject":[],"published":{"date-parts":[[2019,12,12]]}}}