{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T05:03:16Z","timestamp":1648616596618},"reference-count":35,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1997,5,1]],"date-time":"1997-05-01T00:00:00Z","timestamp":862444800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":5921,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Discrete Applied Mathematics"],"published-print":{"date-parts":[[1997,5]]},"DOI":"10.1016\/s0166-218x(96)00090-x","type":"journal-article","created":{"date-parts":[[2003,4,7]],"date-time":"2003-04-07T13:19:33Z","timestamp":1049721573000},"page":"105-123","source":"Crossref","is-referenced-by-count":10,"title":["Catastrophic faults in reconfigurable systolic linear arrays"],"prefix":"10.1016","volume":"75","author":[{"given":"Roberto","family":"De Prisco","sequence":"first","affiliation":[]},{"given":"Alfredo","family":"De Santis","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/S0166-218X(96)00090-X_BIB1","first-page":"639","article-title":"Fault and error models for VLSI","volume":"74","author":"Abraham","year":"1986"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB2","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1016\/0743-7315(87)90025-6","article-title":"A fault tolerant massively parallel processing architecture","volume":"4","author":"Balasubramanian","year":"1987","journal-title":"J. Parallel Distributed Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB3","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1016\/0012-365X(92)90117-X","article-title":"Some more properties of Catalan numbers","volume":"102","author":"Barcucci","year":"1992","journal-title":"Discrete Math."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB4","series-title":"Proceedings of the International Conference on Computer Design","first-page":"418","article-title":"Reconfiguration strategies in VLSI processor arrays","author":"Belkhale","year":"1988"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB5","series-title":"Proceedings of the 3rd IEEE Symposium on Parallel and Distributed Processing","first-page":"288","article-title":"Fault-tolerant meshes with minimal number of spares","author":"Brack","year":"1991"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB6","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/2.48799","article-title":"A taxonomy of reconfiguration techniques for fault-tolerant processor arrays","volume":"23","author":"Chean","year":"1990","journal-title":"IEEE Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB7","series-title":"Proceedings of the 25th ACM Symposium on Theory of Computing","first-page":"561","article-title":"A technique for reconfiguring arrays with faults","author":"Cole","year":"1993"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB8","unstructured":"Reconfiguring arrays with faults, Part I: worst-case faults, SIAM J. Comput., to appear."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB9","series-title":"Proceedings of the 3rd Workshop on Algorithms and Data Structures (WADS' 93)","first-page":"553","article-title":"Efficient testing and reconfiguration of catastrophic faults in linear arrays","volume":"Vol. 709","author":"De Prisco","year":"1993"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB10","first-page":"37","article-title":"On designing and reconfiguring k-fault-tolerant tree architectures","volume":"C-39","author":"Dutt","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB11","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1016\/0743-7315(91)90129-W","article-title":"Designing fault-tolerant systems using automorphisms","volume":"12","author":"Dutt","year":"1991","journal-title":"J. Parallel Distributed Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB12","series-title":"Proceedings of the 14th International Conference on Fault-Tolerant Computers","first-page":"386","article-title":"Dynamically reconfigurable fault-tolerant array processors","author":"Fortes","year":"1984"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB13","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1145\/1634.2377","article-title":"Configuration of VLSI arrays in presence of defects","volume":"31","author":"Greene","year":"1984","journal-title":"J. ACM"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB14","doi-asserted-by":"crossref","first-page":"448","DOI":"10.1109\/TC.1985.1676584","article-title":"Wafer scale integration of systolic arrays","author":"Leighton","year":"1985","journal-title":"IEEE Trans. Comput. C-34"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB15","doi-asserted-by":"crossref","first-page":"1323","DOI":"10.1016\/0167-8191(94)90040-X","article-title":"New systolic arrays for the longest common subsequence problem","volume":"20","author":"Lin","year":"1994","journal-title":"Parallel Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB16","series-title":"Systolic Algorithms and Architectures","author":"Quinton","year":"1991"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB17","volume":"Vol I","author":"Knuth","year":"1973"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB18","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architecture?","volume":"15","author":"Kung","year":"1982","journal-title":"IEEE Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB19","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1016\/0743-7315(84)90010-8","article-title":"Fault-tolerant VLSI systolic arrays and two-level pipelining","author":"Kung","year":"1984","journal-title":"J. Parallel Distributed Processing"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MDT.1987.295111","article-title":"Efficient spare allocation for reconfigurable arrays","author":"Kuo","year":"1987","journal-title":"IEEE Design Test"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB21","doi-asserted-by":"crossref","DOI":"10.22215\/etd\/1991-01969","article-title":"On reconfigurability of some regular architectures","author":"Nayak","year":"1991"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB22","article-title":"Recognition of catastrophic faults in reconfigurable arrays with arbitrary link redundancy","author":"Nayak","year":"1992"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB23","series-title":"Proceedings of the 5th International Parallel Processing Symposium","article-title":"Bounds on performance of VLSI processor arrays","author":"Nayak","year":"1991"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB24","series-title":"Proceedings of the 20th International Symposium on Fault Tolerant Computing, FTCS'20","first-page":"202","article-title":"Fault-intolerance of reconfigurable systolic arrays","author":"Nayak","year":"1990"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB25","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/MC.1986.1663151","article-title":"Fault-tolerance techniques for array structures used in supercomputing","volume":"19","author":"Negrini","year":"1986","journal-title":"IEEE Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB26","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1016\/0020-0190(94)00047-6","article-title":"Reliability analysis of redundant VLSI arrays","volume":"50","author":"Pagli","year":"1994","journal-title":"Inform. Process. Lett."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB27","volume":"Vols. 1 and 2","year":"1986"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB28","series-title":"Combinatorial Algorithms: Theory and Practice","author":"Reingold","year":"1977"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB29","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1016\/0020-0190(85)90058-4","article-title":"A systolic array for the longest common subsequence problem","volume":"21","author":"Robert","year":"1985","journal-title":"Inform. Process. Lett."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB30","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1016\/0012-365X(78)90063-8","article-title":"Pascal triangles, Catalan numbers and renewal arrays","volume":"22","author":"Rogers","year":"1278","journal-title":"Discrete Math."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB31","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/TC.1983.1676134","article-title":"The diogens approach to testable fault-tolerant arrays of processors","volume":"C-32","author":"Rosenberg","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB32","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1109\/12.54841","article-title":"Efficient algorithms for reconfiguration in VLSI\/WSI arrays","volume":"C-39","author":"Roychowdhury","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB33","first-page":"712","article-title":"Reconfigurable architectures for VLSI processing arrays","volume":"74","author":"Sami","year":"1986"},{"key":"10.1016\/S0166-218X(96)00090-X_BIB34","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1016\/0012-365X(76)90009-1","article-title":"A Catalan triangle","volume":"14","author":"Shapiro","year":"1976","journal-title":"Discrete Math."},{"key":"10.1016\/S0166-218X(96)00090-X_BIB35","series-title":"Proceedings of the International Conference on Parallel Processing","first-page":"375","article-title":"A highly efficient design for reconfiguring the processor array in VLSI","author":"Youn","year":"1988"}],"container-title":["Discrete Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166218X9600090X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0166218X9600090X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T00:28:00Z","timestamp":1578616080000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0166218X9600090X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,5]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1997,5]]}},"alternative-id":["S0166218X9600090X"],"URL":"https:\/\/doi.org\/10.1016\/s0166-218x(96)00090-x","relation":{},"ISSN":["0166-218X"],"issn-type":[{"value":"0166-218X","type":"print"}],"subject":[],"published":{"date-parts":[[1997,5]]}}}