{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T21:01:49Z","timestamp":1726520509912},"reference-count":7,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2000,6,1]],"date-time":"2000-06-01T00:00:00Z","timestamp":959817600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2000,6]]},"DOI":"10.1016\/s0141-9331(00)00065-x","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T14:37:42Z","timestamp":1027607862000},"page":"129-134","source":"Crossref","is-referenced-by-count":20,"title":["A hardware\/software codesign for improved data acquisition in a processor based embedded system"],"prefix":"10.1016","volume":"24","author":[{"given":"F.","family":"Thomas","sequence":"first","affiliation":[]},{"given":"M.M.","family":"Nayak","sequence":"additional","affiliation":[]},{"given":"S.","family":"Udupa","sequence":"additional","affiliation":[]},{"given":"J.K.","family":"Kishore","sequence":"additional","affiliation":[]},{"given":"V.K.","family":"Agrawal","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1994","series-title":"Designing with FPGAs and CPLDs","author":"Jenkins","key":"10.1016\/S0141-9331(00)00065-X_BIB1"},{"issue":"4","key":"10.1016\/S0141-9331(00)00065-X_BIB2","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1016\/S0141-9331(97)00041-0","article-title":"A Microcontroller\/FPGA-based prototyping system for embedded applications","volume":"21","author":"Zoron Salcic","year":"1997","journal-title":"Microprocessors and Microsystems"},{"issue":"3","key":"10.1016\/S0141-9331(00)00065-X_BIB3","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/5.558708","article-title":"Hardware\/Software co-design","volume":"85","author":"Giovanni de Micheli","year":"1997","journal-title":"Proceedings of IEEE"},{"issue":"3","key":"10.1016\/S0141-9331(00)00065-X_BIB4","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/5.558710","article-title":"Design of embedded systems: formal models, validation and synthesis","volume":"85","author":"Edwards","year":"1997","journal-title":"Proceedings of IEEE"},{"key":"10.1016\/S0141-9331(00)00065-X_BIB5","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1109\/54.679207","article-title":"Codesign of embedded systems: status and trends","volume":"April\u2013June","author":"Ernst","year":"1998","journal-title":"IEEE Design and Test of Computers"},{"key":"10.1016\/S0141-9331(00)00065-X_BIB6","unstructured":"Actel FPGA Data Book and Design Guide, 1993."},{"key":"10.1016\/S0141-9331(00)00065-X_BIB7","unstructured":"XACT Development System Reference Guide, Xilinx Inc, 1993."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S014193310000065X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S014193310000065X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,28]],"date-time":"2019-04-28T03:55:25Z","timestamp":1556423725000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S014193310000065X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000,6]]},"references-count":7,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2000,6]]}},"alternative-id":["S014193310000065X"],"URL":"https:\/\/doi.org\/10.1016\/s0141-9331(00)00065-x","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2000,6]]}}}