乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T19:21:29Z","timestamp":1726514489676},"reference-count":29,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,1]],"date-time":"2022-11-01T00:00:00Z","timestamp":1667260800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2022,11]]},"DOI":"10.1016\/j.vlsi.2022.06.003","type":"journal-article","created":{"date-parts":[[2022,6,21]],"date-time":"2022-06-21T06:31:35Z","timestamp":1655793095000},"page":"74-81","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"special_numbering":"C","title":["A precision programmable multilevel voltage output and low-temperature-variation CMOS bandgap reference with area-efficient transistor-array layout"],"prefix":"10.1016","volume":"87","author":[{"ORCID":"http:\/\/orcid.org\/0000-0001-6776-1988","authenticated-orcid":false,"given":"Bo","family":"Liu","sequence":"first","affiliation":[]},{"given":"Pengfei","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Kai","family":"Li","sequence":"additional","affiliation":[]},{"given":"Binrui","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Jincan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Liwen","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2022.06.003_b1","first-page":"1088","article-title":"24.4\u00a0ppm\/\u00b0C voltage mode bandgap reference with a 1.05V supply","volume":"68","author":"Nagulapalli","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"10.1016\/j.vlsi.2022.06.003_b2","article-title":"A high PSRR bandgap voltage reference with piecewise compensation","volume":"95","author":"Longcheng","year":"2020","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2022.06.003_b3","series-title":"IEEE Asian Solid-State Circuit. Conference, A-SSCC","first-page":"165","article-title":"An ultra-compact, untrimmed CMOS bandgap reference with 3\u03c3 inaccuracy of \u00b10.64% in 16\u00a0nm FinFET","author":"Chang","year":"2014"},{"issue":"7","key":"10.1016\/j.vlsi.2022.06.003_b4","doi-asserted-by":"crossref","first-page":"1830","DOI":"10.1109\/JSSC.2019.2919134","article-title":"A 1V bandgap reference in 7-nm FinFET with a programmable temperature coefficient and an inaccuracy of \u00b10.2% from -45\u00b0C to 125\u00b0C","volume":"54","author":"Kamath","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1308\u20131317","key":"10.1016\/j.vlsi.2022.06.003_b5","article-title":"A sub-1 ppm\/\u00b0C precision bandgap reference with adjusted-temperature-curvature compensation","volume":"64","author":"Chen","year":"2017","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"3","key":"10.1016\/j.vlsi.2022.06.003_b6","doi-asserted-by":"crossref","DOI":"10.1142\/S0218126619500476","article-title":"A sub-1 V temperature-insensitive-PSR bandgap reference with com-plementary loop locking","volume":"28","author":"Huang","year":"2019","journal-title":"J. Circuits Syst. Comput."},{"issue":"5","key":"10.1016\/j.vlsi.2022.06.003_b7","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1109\/4.760378","article-title":"A CMOS bandgap reference circuit with sub-1-V operation","volume":"34","author":"Banba","year":"1999","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2022.06.003_b8","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1049\/el.2014.4521","article-title":"Low-power sub-1-V compact bandgap reference for passive RFID tags","volume":"51","author":"Hualei","year":"2015","journal-title":"Electron. Lett."},{"issue":"11","key":"10.1016\/j.vlsi.2022.06.003_b9","doi-asserted-by":"crossref","first-page":"2693","DOI":"10.1109\/JSSC.2011.2165235","article-title":"A single-trim CMOS bandgap reference with a 3\u03c3 inaccuracy of \u00b10.15% from -40 \u00b0C to 125 \u00b0C","volume":"46","author":"Ge","year":"2011","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"10.1016\/j.vlsi.2022.06.003_b10","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/TCSI.2011.2169732","article-title":"A 1.6-V 25-\u03bcA 5-ppm\/\u00b0C curvature-compensated bandgap reference","volume":"59","author":"Zhou","year":"2012","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"7","key":"10.1016\/j.vlsi.2022.06.003_b11","doi-asserted-by":"crossref","first-page":"1076","DOI":"10.1109\/4.933463","article-title":"Curvature-compensated BiCMOS bandgap with 1-V supply voltage","volume":"36","author":"Malcova","year":"2001","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2022.06.003_b12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCSI.2014.2340553","article-title":"A sub-\u03bcW bandgap reference circuit with an inherent curvature-compensation property","volume":"62","author":"Kin\u00a0Keung","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"3","key":"10.1016\/j.vlsi.2022.06.003_b13","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1109\/JSSC.2002.808328","article-title":"A 2-V 23-\u03bcA 5.3-ppm\/\u00b0C curvature-compensated CMOS bandgap voltage reference","volume":"38","author":"Leung","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2022.06.003_b14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCSI.2014.2340553","article-title":"A sub-\u03bcW bandgap reference circuit with an inherent curvature-compensation property","volume":"62","author":"Lee","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"7","key":"10.1016\/j.vlsi.2022.06.003_b15","doi-asserted-by":"crossref","first-page":"1132","DOI":"10.1109\/4.597305","article-title":"CMOS current reference without resistance","volume":"32","author":"Oguey","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"10.1016\/j.vlsi.2022.06.003_b16","doi-asserted-by":"crossref","first-page":"84","DOI":"10.1109\/JSSC.2002.806258","article-title":"Sub-1-V CMOS proportional-toabsolute temperature reference","volume":"38","author":"Serra-Graells","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"10.1016\/j.vlsi.2022.06.003_b17","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/TCSII.2004.842059","article-title":"A 2-nW 1.1-V self-biased current reference in CMOS technology","volume":"52","author":"Camacho-Galeano","year":"2005","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"10.1016\/j.vlsi.2022.06.003_b18","series-title":"2007 7th International Conference on ASIC","first-page":"534","article-title":"A programmable CMOS voltage reference based on a proportional summing circuit","author":"Zhang","year":"2007"},{"key":"10.1016\/j.vlsi.2022.06.003_b19","series-title":"2011 Annual International Conference of the IEEE","first-page":"2981","article-title":"A 1.5\u00a0V 120\u00a0nW CMOS programmable monolithic reference generator for wireless implantable system","author":"Chang","year":"2011"},{"key":"10.1016\/j.vlsi.2022.06.003_b20","series-title":"2020 IEEE 33rd International System-on-Chip Conference, SOCC","first-page":"267","article-title":"Programmable voltage reference circuit using an analog floating gate device","author":"Nimmalapudi","year":"2020"},{"key":"10.1016\/j.vlsi.2022.06.003_b21","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2020.104825","article-title":"A tunable low noise high PSRR high accuracy bandgap reference using stacked-long cascode technique in 14 nm FinFET process","volume":"103","author":"Li","year":"2020","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2022.06.003_b22","series-title":"2021 28th IEEE International Conference on Electronics, Circuits, and Systems, ICECS","first-page":"1","article-title":"A 6.5\u00a0nA static self-calibrating programmable voltage reference for smart SoCs","author":"Caselli","year":"2021"},{"issue":"4","key":"10.1016\/j.vlsi.2022.06.003_b23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3182169","article-title":"Routable and matched layout styles for analog module generation","volume":"23","author":"Liu","year":"2018","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.vlsi.2022.06.003_b24","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1007\/s10470-020-01588-y","article-title":"A full-transistor fine-grain multilevel delay element with compact regularity layout","volume":"103","author":"Liu","year":"2020","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"10.1016\/j.vlsi.2022.06.003_b25","series-title":"Proceedings of IEEE on International Solid-State Circuits Conference","first-page":"248","article-title":"A low-power differential CMOS bandgap reference","author":"Books","year":"1994"},{"key":"10.1016\/j.vlsi.2022.06.003_b26","doi-asserted-by":"crossref","first-page":"2047","DOI":"10.1109\/JSSC.2009.2021922","article-title":"A 300 nW, 15 ppm\/\u2218C, 20 ppm\/V CMOS voltage reference circuit consisting of subthreshold MOSFETs","volume":"44","author":"Ueno","year":"2009","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2022.06.003_b27","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/JSSC.2002.806266","article-title":"A low-voltage low-power voltage reference based on subthreshold MOSFETs","volume":"38","author":"Giustolisi","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2022.06.003_b28","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/81.933328","article-title":"A mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits","volume":"48","author":"Filanovsky","year":"2001","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.vlsi.2022.06.003_b29","doi-asserted-by":"crossref","DOI":"10.1002\/cta.2857","article-title":"Low temperature coefficient and low line sensitivity subthreshold curvature-compensated voltage reference","author":"Thakur","year":"2020","journal-title":"Int. J. Circuit Theory Appl."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926022000700?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926022000700?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2023,11,18]],"date-time":"2023-11-18T22:45:07Z","timestamp":1700347507000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926022000700"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11]]},"references-count":29,"alternative-id":["S0167926022000700"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2022.06.003","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2022,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A precision programmable multilevel voltage output and low-temperature-variation CMOS bandgap reference with area-efficient transistor-array layout","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2022.06.003","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2022 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}