{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T16:16:40Z","timestamp":1723565800827},"reference-count":28,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1016\/j.vlsi.2019.07.001","type":"journal-article","created":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T02:29:55Z","timestamp":1562293795000},"page":"23-30","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":24,"special_numbering":"C","title":["A low-power dynamic comparator for low-offset applications"],"prefix":"10.1016","volume":"69","author":[{"given":"Ata","family":"Khorami","sequence":"first","affiliation":[]},{"given":"Roghayeh","family":"Saeidi","sequence":"additional","affiliation":[]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Sharifkhani","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2019.07.001_bib1","series-title":"Solid-State Circuits Conference-(ISSCC), 2015 IEEE International","first-page":"1","article-title":"b\/cycle-architecture-based 10b 1 JGS\/s 15.4 mW 4\u00d7-time-interleaved SAR ADC with a multistep hardware-retirement technique","author":"Hong","year":"2015"},{"issue":"5","key":"10.1016\/j.vlsi.2019.07.001_bib2","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1109\/TCSII.2014.2387532","article-title":"Digital background calibration for pipelined ADCs based on comparator decision time quantization","volume":"62","author":"Ragab","year":"2015","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"7","key":"10.1016\/j.vlsi.2019.07.001_bib3","doi-asserted-by":"crossref","first-page":"886","DOI":"10.1016\/j.aeue.2016.04.002","article-title":"High-speed low-power comparator for analog to digital converters","volume":"70","author":"Khorami","year":"2016","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"10.1016\/j.vlsi.2019.07.001_bib4","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1016\/j.aeue.2017.08.028","article-title":"A\u00a01.8 V 3 GS\/s 7-bit time-interleaved Quasi C-2C SAR ADC using voltage-comparator time-information","volume":"83","author":"Nasiri","year":"2018","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"10.1016\/j.vlsi.2019.07.001_bib5","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1016\/j.aeue.2017.11.006","article-title":"A\u00a0taxonomy of ADC architectures for ICT engineering curricula","volume":"84","author":"Del Corso","year":"2018","journal-title":"AEU-International Journal of Electronics and Communications"},{"issue":"12","key":"10.1016\/j.vlsi.2019.07.001_bib6","doi-asserted-by":"crossref","first-page":"1916","DOI":"10.1109\/4.173122","article-title":"Design techniques for high-speed, high-resolution comparators","volume":"27","author":"Razavi","year":"1992","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/j.vlsi.2019.07.001_bib7","series-title":"Electrical Engineering (ICEE), 2013 21st Iranian Conference on","first-page":"1","article-title":"Analysis of power in dynamic comparators","author":"Babayan-Mashhadi","year":"2013"},{"issue":"3","key":"10.1016\/j.vlsi.2019.07.001_bib8","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1049\/el.2010.3070","article-title":"Low-power and low-offset comparator using latch load","volume":"47","author":"Jung","year":"2011","journal-title":"Electron. Lett."},{"issue":"7","key":"10.1016\/j.vlsi.2019.07.001_bib9","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1109\/TCSII.2006.875308","article-title":"Kickback noise reduction techniques for CMOS latched comparators","volume":"53","author":"Figueiredo","year":"2006","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"5","key":"10.1016\/j.vlsi.2019.07.001_bib10","doi-asserted-by":"crossref","first-page":"1158","DOI":"10.1109\/TCSI.2013.2239175","article-title":"A\u00a0low-power high-precision comparator with time-domain bulk-tuned offset cancellation","volume":"60","author":"Lu","year":"2013","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"2","key":"10.1016\/j.vlsi.2019.07.001_bib11","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1109\/TIM.2013.2278998","article-title":"A\u00a07.65-mW 5-bit 90-nm 1-Gs\/s folded interpolated ADC without calibration","volume":"63","author":"D'Amico","year":"2014","journal-title":"IEEE transactions on instrumentation and measurement"},{"issue":"2","key":"10.1016\/j.vlsi.2019.07.001_bib12","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1016\/j.mejo.2013.11.012","article-title":"A\u00a0low-power low-offset dynamic comparator for analog to digital converters","volume":"45","author":"Hassanpourghadi","year":"2014","journal-title":"Microelectron. J."},{"issue":"2","key":"10.1016\/j.vlsi.2019.07.001_bib13","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1049\/el.2014.3272","article-title":"High-speed low-power common-mode insensitive dynamic comparator","volume":"51","author":"Gao","year":"2015","journal-title":"Electron. Lett."},{"issue":"7","key":"10.1016\/j.vlsi.2019.07.001_bib14","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1049\/el.2015.3805","article-title":"Low-power technique for dynamic comparators","volume":"52","author":"Khorami","year":"2016","journal-title":"Electron. Lett."},{"key":"10.1016\/j.vlsi.2019.07.001_bib15","first-page":"1","article-title":"A\u00a0low-power high-speed comparator for precise applications","volume":"99","author":"Khorami","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.vlsi.2019.07.001_bib16","doi-asserted-by":"crossref","first-page":"45","DOI":"10.1016\/j.mejo.2017.04.006","article-title":"Excess power elimination in high-resolution dynamic comparators","volume":"64","author":"Khorami","year":"2017","journal-title":"Microelectron. J."},{"issue":"24","key":"10.1016\/j.vlsi.2019.07.001_bib17","doi-asserted-by":"crossref","first-page":"1370","DOI":"10.1049\/el.2018.6340","article-title":"Ultra-low-voltage low-power dynamic comparator with forward body bias scheme for SAR ADC","volume":"54","author":"Hwang","year":"2018","journal-title":"Electron. Lett."},{"issue":"24","key":"10.1016\/j.vlsi.2019.07.001_bib18","doi-asserted-by":"crossref","first-page":"1572","DOI":"10.1049\/el.2017.2916","article-title":"Ultra-low power comparator with dynamic offset cancellation for SAR ADC","volume":"53","author":"Xin","year":"2017","journal-title":"Electron. Lett."},{"key":"10.1016\/j.vlsi.2019.07.001_bib19","series-title":"IEEE International Solid-State Circuits Conference-Digest of Technical Papers","first-page":"244","article-title":"A\u00a01.9 \u03bcW 4.4 fJ\/conversion-step 10b 1 MS\/s charge-redistribution ADC","author":"Van Elzakker","year":"2008"},{"issue":"5","key":"10.1016\/j.vlsi.2019.07.001_bib20","doi-asserted-by":"crossref","first-page":"1007","DOI":"10.1109\/JSSC.2010.2043893","article-title":"A\u00a010-bit charge-redistribution ADC consuming 1.9 \u03bcW at 1 MS\/s","volume":"45","author":"Van Elzakker","year":"2010","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"10.1016\/j.vlsi.2019.07.001_bib21","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/4.364429","article-title":"A\u00a010 b, 20 Msample\/s, 35 mW pipeline A\/D converter","volume":"30","author":"Cho","year":"1995","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"10.1016\/j.vlsi.2019.07.001_bib22","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1049\/el.2017.3711","article-title":"V\u00a0aq-based tri-level switching scheme for SAR ADC","volume":"54","author":"Zhao","year":"2017","journal-title":"Electron. Lett."},{"issue":"14","key":"10.1016\/j.vlsi.2019.07.001_bib23","doi-asserted-by":"crossref","first-page":"1209","DOI":"10.1049\/el.2016.1286","article-title":"Low power DAC with single capacitor sampling method for SAR ADCs","volume":"52","author":"Yazdani","year":"2016","journal-title":"Electron. Lett."},{"issue":"6","key":"10.1016\/j.vlsi.2019.07.001_bib24","doi-asserted-by":"crossref","first-page":"460","DOI":"10.1049\/el.2015.0008","article-title":"Energy-efficient capacitor-splitting DAC scheme with high accuracy for SAR ADCs","volume":"51","author":"Xie","year":"2015","journal-title":"Electron. Lett."},{"key":"10.1016\/j.vlsi.2019.07.001_bib25","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1016\/j.aeue.2018.09.031","article-title":"An ultra low-power DAC with fixed output common mode voltage","volume":"96","author":"Khorami","year":"2018","journal-title":"AEU-International Journal of Electronics and Communications"},{"key":"10.1016\/j.vlsi.2019.07.001_bib26","series-title":"VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on","first-page":"140","article-title":"A\u00a0500MS\/s 5b ADC in 65nm CMOS","author":"Ginsburg","year":"2006"},{"issue":"7","key":"10.1016\/j.vlsi.2019.07.001_bib27","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1049\/el.2013.3451","article-title":"Energy-efficient high-accuracy switching method for SAR ADCs","volume":"50","author":"Rahimi","year":"2014","journal-title":"Electron. Lett."},{"issue":"23","key":"10.1016\/j.vlsi.2019.07.001_bib28","doi-asserted-by":"crossref","first-page":"1914","DOI":"10.1049\/el.2015.2796","article-title":"High-speed low-power and low-power supply voltage dynamic comparator","volume":"51","author":"Xu","year":"2015","journal-title":"Electron. Lett."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926019300719?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926019300719?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T09:15:36Z","timestamp":1573118136000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926019300719"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":28,"alternative-id":["S0167926019300719"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2019.07.001","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2019,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A low-power dynamic comparator for low-offset applications","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2019.07.001","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2019 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}