乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T13:08:57Z","timestamp":1723381737259},"reference-count":23,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1016\/j.vlsi.2018.10.002","type":"journal-article","created":{"date-parts":[[2018,10,16]],"date-time":"2018-10-16T02:39:19Z","timestamp":1539657559000},"page":"163-172","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":15,"special_numbering":"C","title":["SVM algorithm oriented for implementation in a low-cost Xilinx FPGA"],"prefix":"10.1016","volume":"64","author":[{"ORCID":"http:\/\/orcid.org\/0000-0001-6829-2263","authenticated-orcid":false,"given":"R.","family":"Wi\u015bniewski","sequence":"first","affiliation":[]},{"given":"G.","family":"Bazyd\u0142o","sequence":"additional","affiliation":[]},{"given":"P.","family":"Szcze\u015bniak","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.vlsi.2018.10.002_bib1","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/TII.2011.2134856","article-title":"DSP-based control of grid-connected power converters operating under grid distortions","volume":"7","author":"Kazmierkowski","year":"2011","journal-title":"IEEE Trans. Ind. Inf."},{"issue":"1","key":"10.1016\/j.vlsi.2018.10.002_bib2","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/TPEL.2010.2062539","article-title":"Matrix converter protection and computational capabilities based on a system on chip design with an FPGA","volume":"26","author":"Ormaetxea","year":"2011","journal-title":"IEEE Trans. Power Electron."},{"issue":"1","key":"10.1016\/j.vlsi.2018.10.002_bib3","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/TIE.2011.2165310","article-title":"A\u00a0review of control and modulation methods for matrix converters","volume":"59","author":"Rodriguez","year":"2012","journal-title":"IEEE Trans. Ind. Electron."},{"key":"10.1016\/j.vlsi.2018.10.002_bib4","series-title":"Three-phase AC-AC Power Converters Based on Matrix Converter Topology: Matrix-reactance Frequency Converters Concept","author":"Szcze\u015bniak","year":"2013"},{"issue":"2","key":"10.1016\/j.vlsi.2018.10.002_bib5","doi-asserted-by":"crossref","first-page":"947","DOI":"10.1109\/TII.2012.2224354","article-title":"A\u00a0simple Carrier-based modulation for the SVM of the matrix converter","volume":"9","author":"Gruson","year":"2013","journal-title":"IEEE Trans. Ind. Inf."},{"issue":"4","key":"10.1016\/j.vlsi.2018.10.002_bib6","doi-asserted-by":"crossref","first-page":"2154","DOI":"10.1109\/TII.2014.2349271","article-title":"Development of a universal platform for hardware in-the-loop testing of microgrids","volume":"10","author":"Wang","year":"2014","journal-title":"IEEE Trans. Ind. Inf."},{"key":"10.1016\/j.vlsi.2018.10.002_bib7","doi-asserted-by":"crossref","DOI":"10.1109\/TII.2018.2799594","article-title":"Time-delay analysis of wide area voltage control considering smart grid contingences in real-time environment","author":"Musleh","year":"2018","journal-title":"IEEE Trans. Ind. Inf."},{"issue":"5","key":"10.1016\/j.vlsi.2018.10.002_bib8","doi-asserted-by":"crossref","first-page":"1868","DOI":"10.1109\/TIA.2009.2027538","article-title":"Design and performance of a 200-kHz all-SiC JFET current DC-link back-to-back converter","volume":"45","author":"Friedli","year":"2009","journal-title":"IEEE Trans. Ind. Appl."},{"key":"10.1016\/j.vlsi.2018.10.002_bib9","series-title":"Proc. IEEE Power Electronics Specialists Conference, Orlando, FL","first-page":"2148","article-title":"A\u00a0100 kHz SiC sparse matrix converter","author":"Friedli","year":"2007"},{"issue":"5","key":"10.1016\/j.vlsi.2018.10.002_bib10","doi-asserted-by":"crossref","first-page":"2584","DOI":"10.1109\/TPEL.2013.2289746","article-title":"Experimental and analytical performance evaluation of SiC power devices in the matrix converter","volume":"29","author":"Safari","year":"2014","journal-title":"IEEE Trans. Power Electron."},{"issue":"3","key":"10.1016\/j.vlsi.2018.10.002_bib11","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TCSII.2016.2563798","article-title":"HUB floating point for improving FPGA implementations of DSP applications","volume":"64","author":"Hormigo","year":"2017","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"1","key":"10.1016\/j.vlsi.2018.10.002_bib12","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/TCSII.2008.2010169","article-title":"Efficient CORDIC algorithms and architectures for low area and high throughput implementation","volume":"56","author":"Vachhani","year":"2009","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"10.1016\/j.vlsi.2018.10.002_bib13","series-title":"Prototyping of Concurrent Control Systems Implemented in FPGA Devices","author":"Wi\u015bniewski","year":"2017"},{"key":"10.1016\/j.vlsi.2018.10.002_bib14","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1016\/j.vlsi.2016.11.008","article-title":"Run-time management of systems with partially reconfigurable FPGAs","volume":"57","author":"Charitopoulosa","year":"2017","journal-title":"Integrat. VLSI J."},{"issue":"4","key":"10.1016\/j.vlsi.2018.10.002_bib15","doi-asserted-by":"crossref","first-page":"3276","DOI":"10.1109\/TPEL.2017.2707639","article-title":"An efficient DSP\u2013FPGA-based implementation of hybrid PWM for electric rail traction induction motor control","volume":"33","author":"Diao","year":"2018","journal-title":"IEEE Trans. Power Electron."},{"issue":"11","key":"10.1016\/j.vlsi.2018.10.002_bib16","doi-asserted-by":"crossref","first-page":"5024","DOI":"10.1109\/TIE.2011.2159952","article-title":"An efficient DSP-FPGA-based real-time implementation method of SVM algorithms for an indirect matrix converter","volume":"58","author":"Hamouda","year":"2011","journal-title":"IEEE Trans. Ind. Electron."},{"issue":"7","key":"10.1016\/j.vlsi.2018.10.002_bib17","doi-asserted-by":"crossref","first-page":"4560","DOI":"10.1109\/TIE.2016.2546223","article-title":"FPGA-based model predictive controller for direct matrix converter","volume":"63","author":"Gulbudak","year":"2016","journal-title":"IEEE Trans. Ind. Electron."},{"issue":"4","key":"10.1016\/j.vlsi.2018.10.002_bib18","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1109\/TIE.2008.917159","article-title":"Comparison of the FPGA implementation of two multilevel space vector PWM algorithms","volume":"55","author":"Lopez","year":"2008","journal-title":"IEEE Trans. Ind. Electron."},{"key":"10.1016\/j.vlsi.2018.10.002_bib19","series-title":"7 Series FPGAs Data Sheet: Overview","author":"Xilinx","year":"2018"},{"key":"10.1016\/j.vlsi.2018.10.002_bib20","unstructured":"Xilinx, CORDIC, [Online]. Available: https:\/\/www.xilinx.com\/products\/intellectual-property\/cordic.html."},{"issue":"9","key":"10.1016\/j.vlsi.2018.10.002_bib21","doi-asserted-by":"crossref","first-page":"1893","DOI":"10.1109\/TCSI.2009.2025803","article-title":"50 Years of CORDIC: algorithms, architectures, and applications","volume":"56","author":"Meher","year":"2009","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"key":"10.1016\/j.vlsi.2018.10.002_bib22","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1016\/j.vlsi.2018.02.007","article-title":"An all-digital low ripples capacitive DC-DC converter with load tracking controller","volume":"62","author":"Bahry","year":"2018","journal-title":"Integrat. VLSI J."},{"issue":"5","key":"10.1016\/j.vlsi.2018.10.002_bib23","doi-asserted-by":"crossref","first-page":"2618","DOI":"10.1109\/TPEL.2013.2280768","article-title":"A\u00a0space vector modulator for the high-switching frequency control of three-level SiC inverters","volume":"29","author":"Holtz","year":"2014","journal-title":"IEEE Trans. Power Electron."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926018303274?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926018303274?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,11,13]],"date-time":"2018-11-13T10:22:20Z","timestamp":1542104540000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926018303274"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":23,"alternative-id":["S0167926018303274"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2018.10.002","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2019,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"SVM algorithm oriented for implementation in a low-cost Xilinx FPGA","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2018.10.002","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2018 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}