乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T06:40:42Z","timestamp":1720507242705},"reference-count":18,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1016\/j.vlsi.2017.04.002","type":"journal-article","created":{"date-parts":[[2017,4,29]],"date-time":"2017-04-29T08:45:14Z","timestamp":1493455514000},"page":"253-261","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"special_numbering":"C","title":["Giant Spin-Hall assisted STT-RAM and logic design"],"prefix":"10.1016","volume":"58","author":[{"given":"Enes","family":"Eken","sequence":"first","affiliation":[]},{"given":"Ismail","family":"Bayram","sequence":"additional","affiliation":[]},{"given":"Yaojun","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Bonan","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Wenqing","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Hai (Helen)","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2017.04.002_bib1","doi-asserted-by":"crossref","unstructured":"G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, A novel architecture of the 3d stacked mram l2 cache for cmps,\u00a0in: Proceedings of the IEEE 15th International Symposium on in High Performance Computer Architecture, HPCA, 2009, pp. 239\u2013249.","DOI":"10.1109\/HPCA.2009.4798259"},{"issue":"3","key":"10.1016\/j.vlsi.2017.04.002_bib2","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1109\/TVLSI.2009.2035509","article-title":"Design of last-level on-chip cache using spin-torque transfer ram (stt ram)","volume":"19","author":"Xu","year":"2011","journal-title":"IEEE Trans. Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2017.04.002_bib3","doi-asserted-by":"crossref","unstructured":"P. Zhou, B. Zhao, J. Yang, and Y. Zhang, Energy reduction for stt-ram using early write termination, in: IEEE\/ACM International Conference on Computer-Aided Design-Digest of Technical Papers, ICCAD, 2009, pp. 264\u2013268.","DOI":"10.1145\/1687399.1687448"},{"issue":"1","key":"10.1016\/j.vlsi.2017.04.002_bib4","doi-asserted-by":"crossref","first-page":"012403","DOI":"10.1063\/1.4858465","article-title":"Spin- hall-assisted magnetic random access memory","volume":"104","author":"van den Brink","year":"2014","journal-title":"Appl. Phys. Lett."},{"issue":"8","key":"10.1016\/j.vlsi.2017.04.002_bib5","first-page":"501","article-title":"Study of two writing schemes for a magnetic tunnel junction based on spin orbit torque","volume":"7","author":"Jabeur","year":"2013","journal-title":"Int. J. Electron. Sci. Eng."},{"key":"10.1016\/j.vlsi.2017.04.002_bib6","doi-asserted-by":"crossref","unstructured":"Y. Kim, S. H. Choday, and K. Roy, Dstt-mram: Differential Spin Hall Mram for On-chip Memories, 2013 http:\/\/arXiv:1305.4085arXiv:1305.4085.","DOI":"10.1109\/LED.2013.2279153"},{"key":"10.1016\/j.vlsi.2017.04.002_bib7","doi-asserted-by":"crossref","unstructured":"X. Guo, E. Ipek, T. Soyata, Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing, in: Proceedings of the 37th Annual International Symposium on Computer Architecture.","DOI":"10.1145\/1815961.1816012"},{"issue":"3","key":"10.1016\/j.vlsi.2017.04.002_bib8","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/LED.2013.2297397","article-title":"Spin orbit torque non-volatile flip-flop for high speed and low energy applications","volume":"35","author":"Jabeur","year":"2014","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.vlsi.2017.04.002_bib9","doi-asserted-by":"crossref","unstructured":"Y. Chen, Y. Zhang, and P. Wang, Probabilistic design in spintronic memory and logic circuit, in: Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC), Jan 2012, pp. 323\u2013328.","DOI":"10.1109\/ASPDAC.2012.6164967"},{"issue":"4","key":"10.1016\/j.vlsi.2017.04.002_bib10","doi-asserted-by":"crossref","first-page":"122404","DOI":"10.1063\/1.4753947","article-title":"Spin transfer torque devices utilizing the giant spin hall effect of tungsten","volume":"101","author":"Pai","year":"2012","journal-title":"Appl. Phys. Lett."},{"issue":"1","key":"10.1016\/j.vlsi.2017.04.002_bib11","doi-asserted-by":"crossref","first-page":"570","DOI":"10.1103\/PhysRevB.62.570","article-title":"Spin-current interaction with a monodomain magnetic body: a model study","volume":"62","author":"Sun","year":"2000","journal-title":"Phys. Rev. B"},{"key":"10.1016\/j.vlsi.2017.04.002_bib12","doi-asserted-by":"crossref","unstructured":"E. Eken, Y. Zhang, W. Wen, R. Joshi, H. Li, and Y. Chen, A new field-assisted access scheme of stt-ram with self-reference capability, in: 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), 2014, pp. 1\u20136.","DOI":"10.1109\/DAC.2014.6881390"},{"key":"10.1016\/j.vlsi.2017.04.002_bib13","doi-asserted-by":"crossref","unstructured":"W. Xu, Y. Chen, X. Wang, T. Zhang, Improving stt mram storage density through smaller-than-worst-case transistor sizing, in: Proceedings of the 46th Annual Design Automation Conference, ACM, 2009, pp. 87\u201390.","DOI":"10.1145\/1629911.1629936"},{"issue":"November","key":"10.1016\/j.vlsi.2017.04.002_bib14","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1038\/nature04207","article-title":"Spin- torque diode effect in magnetic tunnel junctions","volume":"438","author":"Tulapurkar","year":"2005","journal-title":"Nature"},{"key":"10.1016\/j.vlsi.2017.04.002_bib15","doi-asserted-by":"crossref","unstructured":"C.-H. Huang, J.-S. Huang, S.-M. Lin, W.-Y. Chang, J.-H. He, and Y.-L. Chueh, ZnO1-X Nanorod Arrays\/ZnO thin film bilayer structure: from homojunction diode and high performance memristor to complementary 1D1R application, ACS Nano Letters, 2012.","DOI":"10.1021\/nn303233r"},{"key":"10.1016\/j.vlsi.2017.04.002_bib16","unstructured":"Y. Cao and et. al., New paradigm of predictive MOSFET and interconnect modeling for early circuit design, in IEEE Custom Integrated Circuit Conference, 2000, pp. 201\u2013204 \u3008http:\/\/www-device.eecs.berkeley.edu\/ptm\u3009."},{"issue":"9","key":"10.1016\/j.vlsi.2017.04.002_bib17","doi-asserted-by":"crossref","first-page":"091301","DOI":"10.1143\/APEX.1.091301","article-title":"Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions","volume":"1","author":"Matsunaga","year":"2008","journal-title":"Appl. Phys. Express"},{"key":"10.1016\/j.vlsi.2017.04.002_bib18","doi-asserted-by":"crossref","unstructured":"Y. Zhang, X. Wang, Y. Chen, Stt-ram cell design optimization for persistent and non-persistent error rate reduction: a statistical design view, in: Proceedings of the IEEE\u00a0International Conference on Computer-Aided Design. Press, 2011, pp. 471\u2013477.","DOI":"10.1109\/ICCAD.2011.6105370"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926016301353?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926016301353?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,9,22]],"date-time":"2019-09-22T10:02:43Z","timestamp":1569146563000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926016301353"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":18,"alternative-id":["S0167926016301353"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2017.04.002","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2017,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Giant Spin-Hall assisted STT-RAM and logic design","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2017.04.002","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}