{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T06:40:15Z","timestamp":1720507215788},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"name":"Bilateral Tunisian\u2013Portuguese Collaboration Project","award":["15.2012"]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Integration"],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1016\/j.vlsi.2015.04.006","type":"journal-article","created":{"date-parts":[[2015,5,18]],"date-time":"2015-05-18T12:48:38Z","timestamp":1431953318000},"page":"237-242","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":3,"special_numbering":"C","title":["A hybrid approach for the sensitivity analysis of integrated inductors"],"prefix":"10.1016","volume":"52","author":[{"given":"A.","family":"Sallem","sequence":"first","affiliation":[]},{"given":"P.","family":"Pereira","sequence":"additional","affiliation":[]},{"given":"M.","family":"Helena Fino","sequence":"additional","affiliation":[]},{"given":"M.","family":"Fakhfakh","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.vlsi.2015.04.006_bib1","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/JETCAS.2011.2135470","article-title":"Computer-aided analog circuit design for reliability in nanometer CMOS","volume":"1","author":"Maricau","year":"2011","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"key":"10.1016\/j.vlsi.2015.04.006_bib2","doi-asserted-by":"crossref","first-page":"1339","DOI":"10.1109\/TVLSI.2008.2002046","article-title":"Design of parasitic and process-variation aware Nano-CMOS RF circuits: a VCO case study","volume":"17","author":"Ghai","year":"2009","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.vlsi.2015.04.006_bib3","doi-asserted-by":"crossref","unstructured":"D. Ghai, S. Mohanty, E. Kougianos, Parasitic aware process variation tolerant voltage controlled oscillator (VCO) design, in: Proceedings of the International Symposium on Quality Electronic Design (ISQED), 2008, pp. 330\u2013333. 10.1109\/ISQED.2008.4479750.","DOI":"10.1109\/ISQED.2008.4479750"},{"key":"10.1016\/j.vlsi.2015.04.006_bib4","doi-asserted-by":"crossref","unstructured":"O. Garitselov, S. Mohanty, E. Kougianos, Fast optimization of nano-CMOS mixed-signal circuits through accurate metamodeling, in: Proceedings of the International Symposium on Quality Electronic Design (ISQED), 2011, pp. 1\u20136. 10.1109\/ISQED.2011.5770758.","DOI":"10.1109\/ISQED.2011.5770758"},{"key":"10.1016\/j.vlsi.2015.04.006_bib5","unstructured":"L. Han-II, C. Tae-Young, S. Mohammadi, L.P.B. Katehi, An extremely low power 2GHz CMOS LC VCO for wireless communication applications, in: Proceedings of the European Conference on Wireless Technology (ECWT), 2005, pp. 31\u201334. 10.1109\/ECWT.2005.1617647."},{"key":"10.1016\/j.vlsi.2015.04.006_bib6","doi-asserted-by":"crossref","unstructured":"B. Catli, M.M. Hella, A 0.5V 3.6\/5.2GHz CMOS multi-band LC VCO for ultra low-voltage wireless applications, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2008, pp. 996\u2013999. 10.1109\/ISCAS.2008.4541588.","DOI":"10.1109\/ISCAS.2008.4541588"},{"issue":"3","key":"10.1016\/j.vlsi.2015.04.006_bib7","doi-asserted-by":"crossref","first-page":"724","DOI":"10.1109\/JSSC.2012.2230542","article-title":"CMOS VCO","volume":"48","author":"Mazzanti","year":"2013","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2015.04.006_bib8","doi-asserted-by":"crossref","unstructured":"J. Jian, F. Xiangning, A. Fully, Integrated LC VCO with 1V voltage supply for wireless sensor network applications, in: Proceedings of the International Conference on Advanced Technologies for Communications (ATC), 2013, pp. 469\u2013472. 10.1109\/ATC.2013.6698159","DOI":"10.1109\/ATC.2013.6698159"},{"key":"10.1016\/j.vlsi.2015.04.006_bib9","doi-asserted-by":"crossref","unstructured":"M.A. Aqeeli, Z. Hu, Design of a high performance 5.2GHz low phase noise voltage controlled oscillator using 90nm CMOS technology, in: Proceedings of the International Conference on Computer Science and Electronics Engineering (ICCSEE), 2013, pp. 715\u2013719. 10.2991\/iccsee.2013.181.","DOI":"10.2991\/iccsee.2013.181"},{"key":"10.1016\/j.vlsi.2015.04.006_bib10","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1016\/j.sse.2007.07.034","article-title":"Very low-power CMOS LNA for UWB wireless receivers using current-reused topology","volume":"52","author":"Kao","year":"2008","journal-title":"Solid-State Electron."},{"key":"10.1016\/j.vlsi.2015.04.006_bib11","doi-asserted-by":"crossref","first-page":"1150","DOI":"10.1016\/j.mejo.2007.10.001","article-title":"A low-power and high-gain fully integrated CMOS LNA","volume":"38","author":"Toofan","year":"2007","journal-title":"Microelectron. J."},{"key":"10.1016\/j.vlsi.2015.04.006_bib12","doi-asserted-by":"crossref","unstructured":"A.I.A. Galal, M.A. Abdelghany, R.K. Pokharel, H. Kanaya, K. Yoshida, A Low power low flicker noise merged balun LNA and mixer for 5.2GHz wireless LAN receivers, in: Proceedings of the IEEE Region 10 Conference (TENCON), 2010, pp. 1517\u20131520. 10.1109\/TENCON.2010.5686142.","DOI":"10.1109\/TENCON.2010.5686142"},{"key":"10.1016\/j.vlsi.2015.04.006_bib13","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1587\/elex.6.703","article-title":"Physical design challenges to nano-CMOS circuits","volume":"6","author":"Masu","year":"2009","journal-title":"IEICE Electron. Express"},{"issue":"5","key":"10.1016\/j.vlsi.2015.04.006_bib14","doi-asserted-by":"crossref","first-page":"871","DOI":"10.1109\/TLA.2014.6872898","article-title":"Graph-Based Symbolic Technique for Improving Sensitivity Analysis in Analog Integrated Circuits","volume":"12","author":"Tlelo-Cuautle","year":"2014","journal-title":"IEEE Lat. Am. Trans."},{"key":"10.1016\/j.vlsi.2015.04.006_bib15","doi-asserted-by":"crossref","unstructured":"D. Ma, G. Shi, A. Lee, A design platform for analog device size sensitivity analysis and visualization, in: Proceedings of the IEEE Asia Pacific Conference. on Circuits and Systems (APCCAS), 2010, pp. 48\u201351. 10.1109\/APCCAS.2010.5774855.","DOI":"10.1109\/APCCAS.2010.5774855"},{"key":"10.1016\/j.vlsi.2015.04.006_bib16","doi-asserted-by":"crossref","unstructured":"X. Li, H. Xu, G. Shi, A. Tai, Hierarchical symbolic sensitivity computation with applications to large amplifier circuit design, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2011, pp. 2733\u20132736. 10.1109\/ISCAS.2011.5938170.","DOI":"10.1109\/ISCAS.2011.5938170"},{"key":"10.1016\/j.vlsi.2015.04.006_bib17","doi-asserted-by":"crossref","unstructured":"G. Shi, X. Meng, Variational analog integrated circuit design via symbolic sensitivity analysis, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2009, pp. 3002\u20133005. 10.1109\/ISCAS.2009.5118434.","DOI":"10.1109\/ISCAS.2009.5118434"},{"key":"10.1016\/j.vlsi.2015.04.006_bib18","series-title":"M\u00e9thodes Num\u00e9riques: Algorithmes, Analyse et Applications","author":"Quarteroni","year":"2007"},{"key":"10.1016\/j.vlsi.2015.04.006_bib19","first-page":"167","article-title":"Richardson extrapolation-based sensitivity analysis in the multi-objective optimization of analog circuits","volume":"222","author":"Guerra-G\u00f3meza","year":"2013"},{"issue":"3","key":"10.1016\/j.vlsi.2015.04.006_bib20","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/4.557634","article-title":"The modeling, characterization, and design of monolithic inductors for silicon RF IC\u05f3s","volume":"32","author":"Long","year":"1997","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2015.04.006_bib21","first-page":"271","article-title":"Variability-aware optimization of rf integrated inductors in nanometer-scale technologies, Integrated Circuits for Analog Signal Processing","author":"Coito","year":"2013"},{"issue":"10","key":"10.1016\/j.vlsi.2015.04.006_bib22","doi-asserted-by":"crossref","first-page":"1419","DOI":"10.1109\/4.792620","article-title":"Simple accurate expressions for planar spiral inductances","volume":"34","author":"Mohan","year":"1999","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.vlsi.2015.04.006_bib23","series-title":"Analog Circuits: Applications, Design and Performance","first-page":"213","article-title":"Optimization of RF integrated inductors","author":"Pereira","year":"2012"},{"issue":"3","key":"10.1016\/j.vlsi.2015.04.006_bib24","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/JSSC.2002.808285","article-title":"Frequency-independent equivalent-circuit model for on-chip spiral inductors","volume":"38","author":"Cao","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"10.1016\/j.vlsi.2015.04.006_bib25","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1007\/s10470-011-9682-x","article-title":"RF integrated inductor modeling and its application to optimization-based design","volume":"73","author":"Pereira","year":"2011","journal-title":"Analog Integr. Circuits Signal Process."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792601500053X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S016792601500053X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,10,31]],"date-time":"2019-10-31T13:03:56Z","timestamp":1572527036000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S016792601500053X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":25,"alternative-id":["S016792601500053X"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2015.04.006","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2016,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A hybrid approach for the sensitivity analysis of integrated inductors","name":"articletitle","label":"Article Title"},{"value":"Integration","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.vlsi.2015.04.006","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2015 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}