{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,5]],"date-time":"2024-03-05T18:45:26Z","timestamp":1709664326908},"reference-count":22,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2007,2,1]],"date-time":"2007-02-01T00:00:00Z","timestamp":1170288000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Integration"],"published-print":{"date-parts":[[2007,2]]},"DOI":"10.1016\/j.vlsi.2006.02.001","type":"journal-article","created":{"date-parts":[[2006,3,30]],"date-time":"2006-03-30T12:52:14Z","timestamp":1143723134000},"page":"183-191","source":"Crossref","is-referenced-by-count":1,"title":["Applying stochastic modeling to bus arbitration for systems-on-chip"],"prefix":"10.1016","volume":"40","author":[{"given":"Sankalp","family":"Kallakuri","sequence":"first","affiliation":[]},{"given":"Alex","family":"Doboli","sequence":"additional","affiliation":[]},{"given":"Simona","family":"Doboli","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/j.vlsi.2006.02.001_bib1","doi-asserted-by":"crossref","first-page":"1200","DOI":"10.1109\/43.952737","article-title":"Stochastic modeling of a power-managed system: construction and optimisation","volume":"20","author":"Qiu","year":"2001","journal-title":"IEEE Trans. Comput. Aided Des."},{"key":"10.1016\/j.vlsi.2006.02.001_bib2","series-title":"Proceedings of the 37th Design Automation Conference","first-page":"352","article-title":"Dynamic power management of complex systems using generalised stochastic petri nets","author":"Qiu","year":"2000"},{"key":"10.1016\/j.vlsi.2006.02.001_bib3","series-title":"Proceedings of the Design Automation Conference","first-page":"555","article-title":"Dynamic power management based on continuous time Markov decision processes","author":"Qiu","year":"1999"},{"key":"10.1016\/j.vlsi.2006.02.001_bib4","series-title":"Proceedings of the Design Automation Conference","first-page":"182","article-title":"Policy optimisation for dynamic power management","author":"Palegolo","year":"1998"},{"key":"10.1016\/j.vlsi.2006.02.001_bib5","series-title":"Proceedings of the Design Automation and Test in Europe","first-page":"77","article-title":"Dynamic power management for non-stationary service requests","author":"Eui-Young Chung","year":"1999"},{"key":"10.1016\/j.vlsi.2006.02.001_bib6","series-title":"Proceedings of the International Conference on VLSI Design","article-title":"System-level point-to-point communication synthesis using floor planning information","author":"Hu","year":"2002"},{"key":"10.1016\/j.vlsi.2006.02.001_bib7","series-title":"Proceedings of the International Conference on Computer Aided Design","first-page":"424","article-title":"Efficient exploration of the SoC communication architecture design space","author":"Lahiri","year":"2000"},{"key":"10.1016\/j.vlsi.2006.02.001_bib8","series-title":"Proceedings of the Design Automation Conference","first-page":"777","article-title":"Constraint driven communication synthesis","author":"Pinto","year":"2002"},{"key":"10.1016\/j.vlsi.2006.02.001_bib9","series-title":"Proceedings of the International Conference on Computer Aided Design","first-page":"437","article-title":"Communication synthesis for distributed embedded systems","author":"Ortega","year":"1998"},{"issue":"1","key":"10.1016\/j.vlsi.2006.02.001_bib10","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1109\/92.555993","article-title":"Protocol selection and interface generation for HW-SW codesign","volume":"5","author":"Daveau","year":"1997","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/j.vlsi.2006.02.001_bib11","series-title":"Proceedings of Asia South Pacific Design Automation Conference (ASP\/DAC)","first-page":"225","article-title":"Towards on-chip fault-tolerant communication","author":"Dumitras","year":"2003"},{"key":"10.1016\/j.vlsi.2006.02.001_bib12","series-title":"Proceedings of Design Automation and Test in Europe","first-page":"10790","article-title":"On-chip stochastic communication","author":"Dumitras","year":"2003"},{"key":"10.1016\/j.vlsi.2006.02.001_bib13","series-title":"Proceedings of IEEE International Conference on Computer Design (ICCD)","first-page":"126","article-title":"Bus architecture synthesis for hardware software codesign of deep submicron systems on chip","author":"Thepayasuwan","year":"2003"},{"key":"10.1016\/j.vlsi.2006.02.001_bib14","series-title":"Proceedings of Design Automation and Test in Europe","first-page":"108","article-title":"Layout conscious bus architecture synthesis for deep submicron systems on chip","author":"Thepayasuwan","year":"2004"},{"issue":"1","key":"10.1016\/j.vlsi.2006.02.001_bib15","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/TVLSI.2003.820523","article-title":"On-chip traffic modeling and synthesis for MPEG-2 video applications","volume":"12","author":"Varatkar","year":"2004","journal-title":"IEEE Trans. VLSI Systems"},{"key":"10.1016\/j.vlsi.2006.02.001_bib16","series-title":"Proceedings of Design Automation and Test in Europe","article-title":"Efficient resource arbitration in reconfigurable computing","author":"Iyad Ouaiss","year":"2000"},{"key":"10.1016\/j.vlsi.2006.02.001_bib17","series-title":"Modern Operating Systems","author":"Tanenbaum","year":"2001"},{"key":"10.1016\/j.vlsi.2006.02.001_bib18","series-title":"Computer networks and systems: queueing theory and performance evaluation","author":"Robertazzi","year":"2000"},{"key":"10.1016\/j.vlsi.2006.02.001_bib19","series-title":"System-Level Synthesis","author":"Jerraya","year":"1999"},{"key":"10.1016\/j.vlsi.2006.02.001_bib20","series-title":"Queueing Systems","author":"Kleinrock","year":"1975"},{"key":"10.1016\/j.vlsi.2006.02.001_bib21","unstructured":"www.xilinx.com."},{"issue":"6","key":"10.1016\/j.vlsi.2006.02.001_bib22","doi-asserted-by":"crossref","first-page":"691","DOI":"10.1147\/rd.466.0691","article-title":"Early analysis tools for system-on-a-chip design","volume":"46","author":"Darringer","year":"2002","journal-title":"IBM J. Res. Dev."}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926006000393?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926006000393?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,10,17]],"date-time":"2018-10-17T15:46:00Z","timestamp":1539791160000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926006000393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,2]]},"references-count":22,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2007,2]]}},"alternative-id":["S0167926006000393"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2006.02.001","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[2007,2]]}}}