{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T15:10:02Z","timestamp":1735744202534,"version":"3.32.0"},"reference-count":6,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2006,6,1]],"date-time":"2006-06-01T00:00:00Z","timestamp":1149120000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Integration"],"published-print":{"date-parts":[[2006,6]]},"DOI":"10.1016\/j.vlsi.2005.05.001","type":"journal-article","created":{"date-parts":[[2005,6,6]],"date-time":"2005-06-06T20:56:10Z","timestamp":1118091370000},"page":"205-210","source":"Crossref","is-referenced-by-count":0,"title":["Simulation for a novel vertical SOI configuration"],"prefix":"10.1016","volume":"39","author":[{"given":"J.","family":"Tong","sequence":"first","affiliation":[]},{"given":"X.","family":"Zou","sequence":"additional","affiliation":[]},{"given":"X.B.","family":"Shen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2\/3","key":"10.1016\/j.vlsi.2005.05.001_bib1","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1147\/rd.462.0119","article-title":"Scaling CMOS to the limit","volume":"46","author":"Solomon","year":"2002","journal-title":"IBM J. Res. & Dev."},{"key":"10.1016\/j.vlsi.2005.05.001_bib2","doi-asserted-by":"crossref","unstructured":"J.T. Park, C.A. Colinge, J.P. Colinge, Comparison of gate structures for short-channel SOI MOSFETs, in: Proceedings of the 2001 IEEE International SOI Conference, pp. 115\u2013116.","DOI":"10.1109\/SOIC.2001.958013"},{"issue":"6","key":"10.1016\/j.vlsi.2005.05.001_bib3","doi-asserted-by":"crossref","first-page":"1419","DOI":"10.1109\/16.81634","article-title":"Impact of the vertical SOI DELTA structure on planar device technology","volume":"38","author":"Hisamoto","year":"1991","journal-title":"IEEE Transactions on Electron Devices"},{"key":"10.1016\/j.vlsi.2005.05.001_bib4","doi-asserted-by":"crossref","unstructured":"K. Mcstay, D. Chidambarrao, J. Mandelman, et al., Vertical pass transistor design for sub-100nm DRAM technologies, in: Symposium on VLSI Technology, Digest of Technical Papers, 2002, pp. 180\u2013181.","DOI":"10.1109\/VLSIT.2002.1015443"},{"key":"10.1016\/j.vlsi.2005.05.001_bib5","doi-asserted-by":"crossref","unstructured":"Nasri Sulaiman, Peter Ashburm, Feasibility study on vertical CMOS gates, in: ICSE2000 Proceedings, 2000, pp. 192\u2013195.","DOI":"10.1109\/SMELEC.2000.932461"},{"key":"10.1016\/j.vlsi.2005.05.001_bib6","doi-asserted-by":"crossref","unstructured":"M. Kittler, F. Schwierz and D. Schipanski, Scaling of vertical and lateral MOSFETs in the deep submicrometer range, in: Proceedings of the 3rd ICCDCS-2000, Cancun, 2000, pp. 1\u20136.","DOI":"10.1109\/ICCDCS.2000.869843"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926005000234?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167926005000234?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T14:40:30Z","timestamp":1735742430000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167926005000234"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6]]},"references-count":6,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2006,6]]}},"alternative-id":["S0167926005000234"],"URL":"https:\/\/doi.org\/10.1016\/j.vlsi.2005.05.001","relation":{},"ISSN":["0167-9260"],"issn-type":[{"type":"print","value":"0167-9260"}],"subject":[],"published":{"date-parts":[[2006,6]]}}}