{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T02:01:22Z","timestamp":1720490482832},"reference-count":73,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1016\/j.sysarc.2022.102416","type":"journal-article","created":{"date-parts":[[2022,2,5]],"date-time":"2022-02-05T07:52:49Z","timestamp":1644047569000},"page":"102416","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":11,"special_numbering":"C","title":["Optimized partitioning and priority assignment of real-time applications on heterogeneous platforms with hardware acceleration"],"prefix":"10.1016","volume":"124","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-4719-3631","authenticated-orcid":false,"given":"Daniel","family":"Casini","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-0377-3327","authenticated-orcid":false,"given":"Paolo","family":"Pazzaglia","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-6625-9336","authenticated-orcid":false,"given":"Alessandro","family":"Biondi","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-4480-8808","authenticated-orcid":false,"given":"Marco","family":"Di Natale","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/j.sysarc.2022.102416_b1","doi-asserted-by":"crossref","first-page":"35:1","DOI":"10.1145\/1978802.1978814","article-title":"A survey of hard real-time scheduling for multiprocessor systems","volume":"43","author":"Davis","year":"2011","journal-title":"ACM Comput. Surv."},{"issue":"2","key":"10.1016\/j.sysarc.2022.102416_b2","doi-asserted-by":"crossref","DOI":"10.1145\/2830555","article-title":"A survey on cache management mechanisms for real-time embedded systems","volume":"48","author":"Gracioli","year":"2015","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.sysarc.2022.102416_b3","article-title":"A survey of timing verification techniques for multi-core real-time systems","author":"Maiza","year":"2019","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.sysarc.2022.102416_b4","series-title":"2021 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","article-title":"Latency analysis of I\/O virtualization techniques in hypervisor-based real-time systems","author":"Casini","year":"2021"},{"key":"10.1016\/j.sysarc.2022.102416_b5","series-title":"2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"310","article-title":"Co-optimizing performance and memory footprint via integrated cpu\/gpu memory management, an implementation on autonomous driving platform","author":"Bateni","year":"2020"},{"key":"10.1016\/j.sysarc.2022.102416_b6","series-title":"2019 22nd Euromicro Conference on Digital System Design (DSD)","first-page":"365","article-title":"System performance modelling of heterogeneous hw platforms: An automated driving case study","author":"Wurst","year":"2019"},{"key":"10.1016\/j.sysarc.2022.102416_b7","unstructured":"A. Hamann, D. Dasari, F. Wurst, I.S. nudo, N. Capodieci, P. Burgio, M. Bertogna, WATERS industrial challenge 2019."},{"key":"10.1016\/j.sysarc.2022.102416_b8","series-title":"10th International Workshop on Analysis Tools and Methodologies for Embedded and Real-Time Systems (WATERS 2019)","article-title":"Addressing analysis and partitioning issues for the waters 2019 challenge","author":"Casini","year":"2019"},{"key":"10.1016\/j.sysarc.2022.102416_b9","doi-asserted-by":"crossref","unstructured":"P. Pazzaglia, A. Biondi, M.D. Natale, Simple and general methods for fixed-priority schedulability in optimization problems, in: Proceedings of the International Conference on Design, Automation and Test in Europe (DATE 2019), 2019.","DOI":"10.23919\/DATE.2019.8715017"},{"key":"10.1016\/j.sysarc.2022.102416_b10","doi-asserted-by":"crossref","unstructured":"T. Amert, N. Otterness, M. Yang, J.H. Anderson, F.D. Smith, GPU scheduling on the NVIDIA TX2: Hidden details revealed, in: Proceedings of the 38th IEEE Real-Time Systems Symposium (RTSS 2017), Paris, France, Dec 5-8, 2017.","DOI":"10.1109\/RTSS.2017.00017"},{"key":"10.1016\/j.sysarc.2022.102416_b11","series-title":"2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"213","article-title":"Dissecting the cuda scheduling hierarchy: a performance and predictability perspective","author":"Olmedo","year":"2020"},{"key":"10.1016\/j.sysarc.2022.102416_b12","doi-asserted-by":"crossref","unstructured":"A. Biondi, A. Balsini, M. Pagani, E. Rossi, M. Marinoni, G. Buttazzo, A framework for supporting real-time applications on dynamic reconfigurable fpgas, in: Proc. of the IEEE Real-Time Systems Symposium (RTSS 2016), 2016, pp. 1\u201312.","DOI":"10.1109\/RTSS.2016.010"},{"key":"10.1016\/j.sysarc.2022.102416_b13","series-title":"2013 IEEE 34th Real-Time Systems Symposium","first-page":"33","article-title":"Gpusync: A framework for real-time gpu management","author":"Elliott","year":"2013"},{"key":"10.1016\/j.sysarc.2022.102416_b14","series-title":"2007 44th ACM\/IEEE Design Automation Conference","article-title":"Period optimization for hard real-time distributed automotive systems","author":"Davare","year":"2007"},{"issue":"1","key":"10.1016\/j.sysarc.2022.102416_b15","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1007\/s11241-018-9316-9","article-title":"Many suspensions, many problems: a review of self-suspending tasks in real-time systems","volume":"55","author":"Chen","year":"2019","journal-title":"Real-Time Syst."},{"key":"10.1016\/j.sysarc.2022.102416_b16","series-title":"2015 27th Euromicro Conference on Real-Time Systems","first-page":"80","article-title":"Timing analysis of fixed priority self-suspending sporadic tasks","author":"Nelissen","year":"2015"},{"key":"10.1016\/j.sysarc.2022.102416_b17","series-title":"[1989] Proceedings. Real-Time Systems Symposium","article-title":"The rate monotonic scheduling algorithm: exact characterization and average case behavior","author":"Lehoczky","year":"1989"},{"issue":"5","key":"10.1016\/j.sysarc.2022.102416_b18","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/TC.2012.296","article-title":"An efficient test method for rate monotonic schedulability","volume":"63","author":"Park","year":"2014","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.sysarc.2022.102416_b19","series-title":"2018 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"164","article-title":"Shared-resource-centric limited preemptive scheduling: A comprehensive study of suspension-based partitioning approaches","author":"Dong","year":"2018"},{"key":"10.1016\/j.sysarc.2022.102416_b20","series-title":"2018 IEEE Real-Time Systems Symposium (RTSS)","article-title":"Partitioned fixed-priority scheduling of parallel tasks without preemptions","author":"Casini","year":"2018"},{"issue":"5s","key":"10.1016\/j.sysarc.2022.102416_b21","doi-asserted-by":"crossref","DOI":"10.1145\/3358202","article-title":"Flora: floorplan optimizer for reconfigurable areas in fpgas","volume":"18","author":"Seyoum","year":"2019","journal-title":"ACM Trans. Embedd. Comput. Syst."},{"issue":"4","key":"10.1016\/j.sysarc.2022.102416_b22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2788396","article-title":"A survey of cpu-gpu heterogeneous computing techniques","volume":"47","author":"Mittal","year":"2015","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.sysarc.2022.102416_b23","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2020.101936","article-title":"Efficient algorithms for task mapping on heterogeneous cpu\/gpu platforms for fast completion time","volume":"114","author":"Li","year":"2021","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2022.102416_b24","series-title":"2021 IEEE 24rd International Symposium on Real-Time Distributed Computing (ISORC)","article-title":"Cupid rt: Detecting improper gpu usage in real-time applications","author":"Amert","year":"2021"},{"key":"10.1016\/j.sysarc.2022.102416_b25","doi-asserted-by":"crossref","unstructured":"N. Capodieci, R. Cavicchioli, P. Valente, M. Bertogna, SiGAMMA: Server Based Integrated GPU Arbitration Mechanism for Memory Accesses, in: Proceedings of the 25th International Conference on Real-Time Networks and Systems, Grenoble, France, Oct 4-6, 2017.","DOI":"10.1145\/3139258.3139270"},{"key":"10.1016\/j.sysarc.2022.102416_b26","doi-asserted-by":"crossref","unstructured":"W. Ali, H. Yun, Protecting Real-Time GPU Kernels on Integrated CPU-GPU SoC Platforms, in: 30th Euromicro Conference on Real-Time Systems (ECRTS 2018), Barcelona, Spain, 2018.","DOI":"10.1109\/RTAS.2017.26"},{"key":"10.1016\/j.sysarc.2022.102416_b27","doi-asserted-by":"crossref","unstructured":"B. Forsberg, A. Marongiu, L. Benini, GPUguard: Towards supporting a predictable execution model for heterogeneous SoC, in: Design, Automation Test in Europe Conference Exhibition (DATE), 2017, Lausanne, Switzerland, 2017.","DOI":"10.23919\/DATE.2017.7927008"},{"key":"10.1016\/j.sysarc.2022.102416_b28","unstructured":"R. Cavicchioli, N. Capodieci, M. Solieri, M. Bertogna, Novel Methodologies for Predictable CPU-To-GPU Command Offloading, in: 31st Euromicro Conference on Real-Time Systems (ECRTS 2019), Stuttgart, Germany, Jul 9-12, 2019."},{"key":"10.1016\/j.sysarc.2022.102416_b29","doi-asserted-by":"crossref","unstructured":"N. Capodieci, R. Cavicchioli, M. Bertogna, A. Paramakuru, Deadline-Based Scheduling for GPU with Preemption Support, in: 2018 IEEE Real-Time Systems Symposium (RTSS), Nashville, TN, USA, Dec 11 - 14, 2018.","DOI":"10.1109\/RTSS.2018.00021"},{"key":"10.1016\/j.sysarc.2022.102416_b30","series-title":"2017 30th IEEE International System-on-Chip Conference (SOCC)","first-page":"96","article-title":"A linux-based support for developing real-time applications on heterogeneous platforms with dynamic fpga reconfiguration","author":"Pagani","year":"2017"},{"key":"10.1016\/j.sysarc.2022.102416_b31","series-title":"31st Euromicro Conference on Real-Time Systems (ECRTS 2019)","article-title":"A bandwidth reservation mechanism for AXI-based hardware accelerators on FPGAs","author":"Pagani","year":"2019"},{"key":"10.1016\/j.sysarc.2022.102416_b32","series-title":"2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","article-title":"Safely preventing unbounded delays during bus transactions in fpga-based soc","author":"Restuccia","year":"2020"},{"key":"10.1016\/j.sysarc.2022.102416_b33","series-title":"2020 57th ACM\/IEEE Design Automation Conference (DAC)","first-page":"1","article-title":"Axi hyperconnect: A predictable, hypervisor-level interconnect for hardware accelerators in fpga soc","author":"Restuccia","year":"2020"},{"key":"10.1016\/j.sysarc.2022.102416_b34","series-title":"32st Euromicro Conference on Real-Time Systems (ECRTS 2020)","article-title":"Modeling and analysis of bus contention for hardware accelerators in fpga socs","author":"Restuccia","year":"2020"},{"issue":"3","key":"10.1016\/j.sysarc.2022.102416_b35","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/LES.2020.3004302","article-title":"Dynamic partial reconfiguration profitability for real-time systems","volume":"13","author":"Valente","year":"2021","journal-title":"IEEE Embedd. Syst. Lett."},{"key":"10.1016\/j.sysarc.2022.102416_b36","series-title":"2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"70","article-title":"Addressing resource contention and timing predictability for multi-core architectures with shared memory interconnects","author":"Wang","year":"2020"},{"key":"10.1016\/j.sysarc.2022.102416_b37","series-title":"International Conference on Parallel Processing, 2004. ICPP 2004.","first-page":"467","article-title":"Partitioning real-time tasks among heterogeneous multiprocessors","author":"Baruah","year":"2004"},{"key":"10.1016\/j.sysarc.2022.102416_b38","series-title":"2016 28th Euromicro Conference on Real-Time Systems (ECRTS)","first-page":"215","article-title":"Ilp-based approaches to partitioning recurrent workloads upon heterogeneous multiprocessors","author":"Baruah","year":"2016"},{"issue":"2","key":"10.1016\/j.sysarc.2022.102416_b39","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1007\/s10951-018-0593-x","article-title":"Ilp models for the allocation of recurrent workloads upon heterogeneous multiprocessors","volume":"22","author":"Baruah","year":"2019","journal-title":"J. Sched."},{"issue":"1","key":"10.1016\/j.sysarc.2022.102416_b40","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1016\/j.jpdc.2010.09.011","article-title":"Assigning real-time tasks to heterogeneous processors by applying ant colony optimization","volume":"71","author":"Chen","year":"2011","journal-title":"J. Parallel Distrib. Comput."},{"issue":"3","key":"10.1016\/j.sysarc.2022.102416_b41","doi-asserted-by":"crossref","first-page":"20130975","DOI":"10.1587\/elex.11.20130975","article-title":"A heuristic based real time task assignment algorithm for heterogeneous multiprocessors","volume":"11","author":"Poongothai","year":"2014","journal-title":"IEICE Electron. Express"},{"key":"10.1016\/j.sysarc.2022.102416_b42","series-title":"DAC","first-page":"1143","article-title":"Big. little system architecture from arm: saving power through heterogeneous multiprocessing and task context migration","author":"Jeff","year":"2012"},{"key":"10.1016\/j.sysarc.2022.102416_b43","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1016\/j.sysarc.2017.01.002","article-title":"Energy-efficient scheduling for moldable real-time tasks on heterogeneous computing platforms","volume":"74","author":"Zahaf","year":"2017","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2022.102416_b44","series-title":"2020 IEEE 23rd International Symposium on Real-Time Distributed Computing (ISORC)","first-page":"36","article-title":"Heuristic partitioning of real-time tasks on multi-processors","author":"Mascitti","year":"2020"},{"issue":"1","key":"10.1016\/j.sysarc.2022.102416_b45","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/3412821.3412824","article-title":"An adaptive, utilization-based approach to schedule real-time tasks for arm big. little architectures","volume":"17","author":"Mascitti","year":"2020","journal-title":"ACM SIGBED Rev."},{"key":"10.1016\/j.sysarc.2022.102416_b46","doi-asserted-by":"crossref","DOI":"10.1016\/j.jss.2020.110886","article-title":"Dynamic partitioned scheduling of real-time tasks on arm big. little architectures","volume":"173","author":"Mascitti","year":"2021","journal-title":"J. Syst. Softw."},{"issue":"2","key":"10.1016\/j.sysarc.2022.102416_b47","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1109\/TII.2011.2123902","article-title":"Partitioning real-time applications over multicore reservations","volume":"7","author":"Buttazzo","year":"2011","journal-title":"IEEE Trans. Ind. Inform."},{"key":"10.1016\/j.sysarc.2022.102416_b48","series-title":"International Conference on Parallel, Distributed Systems and Software Engineering, Vol. 2","first-page":"888","article-title":"Model-based automotive partitioning and mapping for embedded multicore systems","author":"H\u00f6ttger","year":"2015"},{"key":"10.1016\/j.sysarc.2022.102416_b49","series-title":"2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)","first-page":"1","article-title":"Splitting tasks for migrating real-time automotive applications to multi-core ecus","author":"Lowinski","year":"2016"},{"issue":"1","key":"10.1016\/j.sysarc.2022.102416_b50","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MCS.2003.1172829","article-title":"From control models to real-time code using giotto","volume":"23","author":"Henzinger","year":"2003","journal-title":"IEEE Control Syst. Mag."},{"key":"10.1016\/j.sysarc.2022.102416_b51","series-title":"International Workshop on Analysis Tools and Methodologies for Embedded and Real-Time Systems (WATERS)","article-title":"Logical execution time implementation and memory optimization issues in autosar applications for multicores","author":"Biondi","year":"2017"},{"key":"10.1016\/j.sysarc.2022.102416_b52","series-title":"2018 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"240","article-title":"Achieving predictable multicore execution of automotive applications using the let paradigm","author":"Biondi","year":"2018"},{"key":"10.1016\/j.sysarc.2022.102416_b53","series-title":"58th Design Automation Conference (DAC)","article-title":"Optimal memory allocation and scheduling for dma data transfers under the let paradigm","author":"Pazzaglia","year":"2021"},{"key":"10.1016\/j.sysarc.2022.102416_b54","series-title":"2019 IEEE Real-Time Systems Symposium (RTSS)","first-page":"207","article-title":"Optimizing the functional deployment on multicore platforms with logical execution time","author":"Pazzaglia","year":"2019"},{"key":"10.1016\/j.sysarc.2022.102416_b55","series-title":"2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"156","article-title":"Energy-efficient real-time scheduling of dags on clustered multi-core platforms","author":"Guo","year":"2019"},{"key":"10.1016\/j.sysarc.2022.102416_b56","doi-asserted-by":"crossref","unstructured":"M.A. Serrano, E. Quinones, Response-time analysis of DAG tasks supporting heterogeneous computing, in: Proceedings of the 55th Annual Design Automation Conference, 2018, pp. 1\u20136.","DOI":"10.1145\/3195970.3196104"},{"key":"10.1016\/j.sysarc.2022.102416_b57","doi-asserted-by":"crossref","DOI":"10.1109\/TC.2020.3023169","article-title":"The hpc-dag task model for heterogeneous real-time systems","author":"Houssam-Eddine","year":"2020","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.sysarc.2022.102416_b58","series-title":"2016 IEEE Real-Time Systems Symposium (RTSS)","first-page":"339","article-title":"Closing the loop for the selective conversion approach: A utilization-based test for hard real-time suspending task systems","author":"Dong","year":"2016"},{"key":"10.1016\/j.sysarc.2022.102416_b59","series-title":"2013 25th Euromicro Conference on Real-Time Systems","first-page":"271","article-title":"Suspension-aware analysis for hard real-time multiprocessor scheduling","author":"Liu","year":"2013"},{"issue":"11","key":"10.1016\/j.sysarc.2022.102416_b60","doi-asserted-by":"crossref","first-page":"4205","DOI":"10.1109\/TCAD.2020.3013095","article-title":"Suspension-aware earliest-deadline-first scheduling analysis","volume":"39","author":"G\u00fcnzel","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2022.102416_b61","series-title":"2016 28th Euromicro Conference on Real-Time Systems (ECRTS)","first-page":"61","article-title":"A unifying response time analysis framework for dynamic self-suspending tasks","author":"Chen","year":"2016"},{"key":"10.1016\/j.sysarc.2022.102416_b62","series-title":"2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)","article-title":"Response time analysis of sporadic DAG tasks under partitioned scheduling","author":"Fonseca","year":"2016"},{"key":"10.1016\/j.sysarc.2022.102416_b63","series-title":"2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and Applications","first-page":"13","article-title":"Improving the schedulability of sporadic self-suspending soft real-time multiprocessor task systems","author":"Liu","year":"2010"},{"key":"10.1016\/j.sysarc.2022.102416_b64","series-title":"2017 IEEE 23rd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","first-page":"1","article-title":"State of the art for scheduling and analyzing self-suspending sporadic real-time tasks","author":"Chen","year":"2017"},{"key":"10.1016\/j.sysarc.2022.102416_b65","series-title":"2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES)","first-page":"49","article-title":"Efficient partitioning of sporadic real-time tasks with shared resources and spin locks","author":"Wieder","year":"2013"},{"key":"10.1016\/j.sysarc.2022.102416_b66","series-title":"2016 IEEE Real-Time Systems Symposium (RTSS)","first-page":"111","article-title":"Resource-oriented partitioned scheduling in multiprocessor systems: How to partition and how to share?","author":"Huang","year":"2016"},{"issue":"4","key":"10.1016\/j.sysarc.2022.102416_b67","doi-asserted-by":"crossref","first-page":"839","DOI":"10.1007\/s11390-019-1945-5","article-title":"Improved task and resource partitioning under the resource-oriented partitioned scheduling","volume":"34","author":"Chen","year":"2019","journal-title":"J. Comput. Sci. Tech."},{"key":"10.1016\/j.sysarc.2022.102416_b68","series-title":"2021 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","article-title":"Event-driven delay-induced tasks: Model, analysis, and applications","author":"Aromolo","year":"2021"},{"key":"10.1016\/j.sysarc.2022.102416_b69","unstructured":"D. Casini, T. Bla\u00df, I. L\u00fctkebohle, B. Brandenburg, Response-time analysis of ROS 2 processing chains under reservation-based scheduling, in: Proceedings 31th Euromicro Conference on Real-Time Systems (ECRTS 2019), 2019."},{"issue":"9","key":"10.1016\/j.sysarc.2022.102416_b70","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1002\/spe.2840","article-title":"Timing isolation and improved scheduling of deep neural networks for real-time systems","volume":"50","author":"Casini","year":"2020","journal-title":"Softw. - Pract. Exp."},{"key":"10.1016\/j.sysarc.2022.102416_b71","doi-asserted-by":"crossref","unstructured":"D. Casini, A. Biondi, G. Buttazzo, Analyzing parallel real-time tasks implemented with thread pools, in: Proceedings of the 56th Annual Design Automation Conference 2019, DAC \u201919, 2019.","DOI":"10.1145\/3316781.3317771"},{"key":"10.1016\/j.sysarc.2022.102416_b72","doi-asserted-by":"crossref","unstructured":"Y. Umuroglu, N.J. Fraser, G. Gambardella, M. Blott, P. Leong, M. Jahre, K. Vissers, Finn: A framework for fast, scalable binarized neural network inference, in: Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA \u201917, 2017, pp. 65\u201374.","DOI":"10.1145\/3020078.3021744"},{"key":"10.1016\/j.sysarc.2022.102416_b73","series-title":"Transparent fpga acceleration with tensorflow","author":"Pfenning","year":"2021"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762122000182?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762122000182?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,2,22]],"date-time":"2024-02-22T02:54:36Z","timestamp":1708570476000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762122000182"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":73,"alternative-id":["S1383762122000182"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2022.102416","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2022,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Optimized partitioning and priority assignment of real-time applications on heterogeneous platforms with hardware acceleration","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.sysarc.2022.102416","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2022 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"102416"}}