{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T07:11:06Z","timestamp":1723273866186},"reference-count":35,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61003032"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Fund for the Central Universities","doi-asserted-by":"publisher","award":["ZYGX2019J078"],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1016\/j.sysarc.2020.101775","type":"journal-article","created":{"date-parts":[[2020,4,7]],"date-time":"2020-04-07T21:34:20Z","timestamp":1586295260000},"page":"101775","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":36,"special_numbering":"C","title":["Optimized co-scheduling of mixed-precision neural network accelerator for real-time multitasking applications"],"prefix":"10.1016","volume":"110","author":[{"given":"Wei","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Ziwei","family":"Song","sequence":"additional","affiliation":[]},{"given":"Jinyu","family":"Zhan","sequence":"additional","affiliation":[]},{"given":"Zhiyuan","family":"He","sequence":"additional","affiliation":[]},{"given":"Xiangyu","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Jiang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.sysarc.2020.101775_bib0001","series-title":"Proceedings of the International Conference on Acoustics, Speech and Signal Processing","first-page":"7962","article-title":"Statistical parametric speech synthesis using deep neural networks","author":"Ze","year":"2013"},{"issue":"3","key":"10.1016\/j.sysarc.2020.101775_bib0002","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1002\/(SICI)1097-4563(199703)14:3<149::AID-ROB1>3.0.CO;2-R","article-title":"Control of a nonholomic mobile robot: backstepping kinematics into dynamics","volume":"14","author":"Fierro","year":"1997","journal-title":"J. Robot. Syst."},{"key":"10.1016\/j.sysarc.2020.101775_bib0003","series-title":"Proceedings of the IEEE Region 10 Symposium (TENSYMP)","first-page":"1","article-title":"Obstacle detection and classification using deep learning for tracking in high-speed autonomous driving","author":"Prabhakar","year":"2017"},{"key":"10.1016\/j.sysarc.2020.101775_bib0004","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1016\/j.sysarc.2019.01.012","article-title":"An efficient convolutional neural network for small traffic sign detection","volume":"97","author":"Song","year":"2019","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2020.101775_bib0005","series-title":"Proceedings of the 9th IEEE International Conference on Software Engineering and Service Science","first-page":"1","article-title":"Automatic parking trajectory planning based on recurrent neural network","author":"Wang","year":"2018"},{"key":"10.1016\/j.sysarc.2020.101775_bib0006","series-title":"Proceedings of the IEEE Real-Time Systems Symposium (RTSS)","first-page":"67","article-title":"ApNet: approximation-aware real-time neural network","author":"Bateni","year":"2018"},{"key":"10.1016\/j.sysarc.2020.101775_bib0007","series-title":"Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"107","article-title":"PredJoule: a timing-predictable energy optimization framework for deep neural networks","author":"Bateni","year":"2018"},{"key":"10.1016\/j.sysarc.2020.101775_bib0008","series-title":"Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)","first-page":"353","article-title":"An evaluation of the NVIDIA TX1 for supporting real-time computer-vision workloads","author":"Otterness","year":"2017"},{"key":"10.1016\/j.sysarc.2020.101775_bib0009","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1016\/j.sysarc.2019.01.007","article-title":"A survey and taxonomy of FPGA-based deep learning accelerators","volume":"98","author":"Blaiech","year":"2019","journal-title":"J. Syst. Archit."},{"issue":"12","key":"10.1016\/j.sysarc.2020.101775_bib0010","doi-asserted-by":"crossref","first-page":"1785","DOI":"10.1109\/TC.2019.2935042","article-title":"Improving availability of multicore real-time systems suffering both permanent and transient faults","volume":"68","author":"Zhou","year":"2019","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.sysarc.2020.101775_sbref0011","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2019.2921350","article-title":"System-level energy-aware design methodology towards end-to-end response time optimization","author":"Xie","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"8","key":"10.1016\/j.sysarc.2020.101775_bib0012","doi-asserted-by":"crossref","first-page":"1413","DOI":"10.1109\/TCAD.2018.2846652","article-title":"Energy-aware design of stochastic applications with statistical deadline and reliability guarantees","volume":"38","author":"Jiang","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2020.101775_bib0013","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/j.sysarc.2018.07.004","article-title":"Energy-aware page replacement and consistency guarantee for hybrid NVM-DRAM memory systems","volume":"89","author":"Zhan","year":"2018","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2020.101775_bib0014","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1016\/j.sysarc.2017.03.007","article-title":"Schedulability analysis and stack size minimization with preemption thresholds and mixed-criticality scheduling","volume":"83","author":"Zhao","year":"2018","journal-title":"J. Syst. Archit."},{"issue":"12","key":"10.1016\/j.sysarc.2020.101775_bib0015","doi-asserted-by":"crossref","first-page":"2215","DOI":"10.1109\/TCAD.2018.2883993","article-title":"Resource management for improving soft-error and lifetime reliability of real-time MPSoC","volume":"38","author":"Zhou","year":"2019","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2020.101775_bib0016","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1016\/j.sysarc.2018.07.006","article-title":"A decomposition-based approach to optimization of TTP-based distributed embedded systems","volume":"91","author":"Zhang","year":"2018","journal-title":"J. Syst. Archit."},{"key":"10.1016\/j.sysarc.2020.101775_sbref0017","article-title":"Price performance-driven hardware cost optimization under functional safety requirement in large-scale heterogeneous distributed embedded systems","author":"Xie","year":"2019","journal-title":"IEEE Trans. Ind. Electron."},{"key":"10.1016\/j.sysarc.2020.101775_bib0018","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1016\/j.micpro.2016.08.002","article-title":"Design optimization for security- and safety-critical distributed real-time applications","volume":"52","author":"Jiang","year":"2017","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.sysarc.2020.101775_sbref0019","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2020.101739","article-title":"Design optimization of confidentiality-critical cyber physical systems with fault detection","volume":"107","author":"Jiang","year":"2020","journal-title":"J. Syst. Architect."},{"key":"10.1016\/j.sysarc.2020.101775_bib0020","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1016\/j.sysarc.2018.10.003","article-title":"A permanent fault tolerant dynamic task allocation approach for network-on-chip based multicore systems","volume":"97","author":"Paul","year":"2019","journal-title":"J. Syst. Architect."},{"key":"10.1016\/j.sysarc.2020.101775_bib0021","series-title":"Proceedings of the 2019 International Conference on Field-Programmable Technology (ICFPT)","first-page":"283","article-title":"An Opencl-based hybrid CNN-RNN inference accelerator on FPGA","author":"Sun","year":"2019"},{"key":"10.1016\/j.sysarc.2020.101775_bib0022","series-title":"Proceedings of the 53nd ACM\/IEEE Design Automation Conference (DAC)","first-page":"1","article-title":"Deepburning: automatic generation of FPGA-based learning accelerators for the neural network family","author":"Wang","year":"2016"},{"key":"10.1016\/j.sysarc.2020.101775_bib0023","series-title":"Proceedings of the 22nd IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","first-page":"1","article-title":"Implementation of FPGA-based accelerator for deep neural networks","author":"Tsai","year":"2019"},{"key":"10.1016\/j.sysarc.2020.101775_bib0024","series-title":"Proceedings of the 22nd Euromicro Conference on Digital System Design (DSD)","first-page":"647","article-title":"Design and implementation of a low-power, embedded CNN accelerator on a low-end FPGA","author":"Khabbazan","year":"2019"},{"key":"10.1016\/j.sysarc.2020.101775_bib0025","series-title":"Proceedings of the 8th IEEE Annual Computing and Communication Workshop and Conference (CCWC)","first-page":"402","article-title":"Handwritten digit recognition system on an FPGA","author":"Si","year":"2018"},{"key":"10.1016\/j.sysarc.2020.101775_bib0026","series-title":"Proceedings of the International Conference on Electronics, Information, and Communication (ICEIC)","first-page":"1","article-title":"Optimizing a FPGA-based neural accelerator for small IoT devices","author":"Hong","year":"2018"},{"issue":"1","key":"10.1016\/j.sysarc.2020.101775_bib0027","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/TCAD.2017.2705069","article-title":"Angel-eye: A complete design flow for mapping CNN onto embedded FPGA","volume":"37","author":"Guo","year":"2017","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2020.101775_bib0028","series-title":"Proceedings of the IEEE Sensors Applications Symposium (SAS)","first-page":"1","article-title":"Challenges in aggregation of heterogeneous sensors for autonomous driving systems","author":"Giacalone","year":"2019"},{"issue":"1","key":"10.1016\/j.sysarc.2020.101775_bib0029","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/TNN.2006.883002","article-title":"The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study","volume":"18","author":"Savich","year":"2007","journal-title":"IEEE Trans. Neural Netw."},{"key":"10.1016\/j.sysarc.2020.101775_bib0030","series-title":"Proceedings of the Fifth International Workshop on FPGAs for Software Programmers","first-page":"1","article-title":"Leflow: Enabling flexible FPGAs high-level synthesis of tensorflow deep neural networks","author":"Noronha","year":"2018"},{"issue":"1","key":"10.1016\/j.sysarc.2020.101775_bib0031","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","article-title":"Scheduling algorithms for multiprogramming in a hard-real-time environment","volume":"20","author":"Liu","year":"1973","journal-title":"J. ACM (JACM)"},{"issue":"3","key":"10.1016\/j.sysarc.2020.101775_bib0032","doi-asserted-by":"crossref","first-page":"28:1","DOI":"10.1145\/1347375.1347381","article-title":"System-wide energy minimization for real-time tasks: Lower bound and approximation","volume":"7","author":"Zhong","year":"2008","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"7","key":"10.1016\/j.sysarc.2020.101775_bib0033","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1016\/j.sysarc.2015.05.005","article-title":"Energy optimization of security-critical real-time applications with guaranteed security protection","volume":"61","author":"Jiang","year":"2015","journal-title":"J. Syst. Archit."},{"issue":"3","key":"10.1016\/j.sysarc.2020.101775_bib0034","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1275986.1275992","article-title":"Improving security for periodic tasks in embedded systems through scheduling","volume":"6","author":"Xie","year":"2007","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.sysarc.2020.101775_bib0035","series-title":"Proceedings of the IEEE Conference on Intelligent Transportation Systems (ITSC)","first-page":"853","article-title":"A real-time dense stereo matching method for critical environment sensing in autonomous driving","author":"Long","year":"2014"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762120300692?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762120300692?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,11,6]],"date-time":"2020-11-06T00:30:57Z","timestamp":1604622657000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762120300692"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":35,"alternative-id":["S1383762120300692"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2020.101775","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2020,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Optimized co-scheduling of mixed-precision neural network accelerator for real-time multitasking applications","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.sysarc.2020.101775","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"101775"}}