乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T08:29:44Z","timestamp":1721032184552},"reference-count":37,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2018,9,1]],"date-time":"2018-09-01T00:00:00Z","timestamp":1535760000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1016\/j.sysarc.2018.07.004","type":"journal-article","created":{"date-parts":[[2018,7,27]],"date-time":"2018-07-27T03:10:43Z","timestamp":1532661043000},"page":"60-72","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":20,"special_numbering":"C","title":["Energy-aware page replacement and consistency guarantee for hybrid NVM\u2013DRAM memory systems"],"prefix":"10.1016","volume":"89","author":[{"given":"Jinyu","family":"Zhan","sequence":"first","affiliation":[]},{"given":"Yiming","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Junhuan","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Lin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yixin","family":"Li","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.sysarc.2018.07.004_bib0001","series-title":"the 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","first-page":"1","article-title":"Energy-aware page replacement for nvm-based hybrid main memory system","author":"Zhang","year":"2017"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0002","series-title":"Proc. of Design, Automation Test in Europe Conference and Exhibition (DATE)","first-page":"362","article-title":"Rethinking on-chip DRAM cache for simultaneous performance and energy optimization","author":"Hameed","year":"2017"},{"issue":"10","key":"10.1016\/j.sysarc.2018.07.004_bib0003","doi-asserted-by":"crossref","first-page":"2896","DOI":"10.1109\/TPDS.2017.2689010","article-title":"Nvm way allocation scheme to reduce nvm writes for hybrid cache architecture in chip-multiprocessors","volume":"28","author":"Choi","year":"2017","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0004","first-page":"1","article-title":"Cost aware cache replacement policy in shared last-level cache for hybrid memory based fog computing","author":"Jia","year":"2017","journal-title":"Enterpr. Inf. Syst."},{"issue":"4","key":"10.1016\/j.sysarc.2018.07.004_bib0005","doi-asserted-by":"crossref","first-page":"1951","DOI":"10.1109\/TII.2016.2645941","article-title":"Dynamic adaptive replacement policy in shared last-level cache of DRAM\/PCM hybrid memory for big data storage","volume":"13","author":"Jia","year":"2017","journal-title":"IEEE Trans. Ind. Inf."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0006","series-title":"Proc. 42nd Annual IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","first-page":"14","article-title":"Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling","author":"Qureshi","year":"2009"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0007","series-title":"Proc. IEEE 15th Int. Symp. High Performance Computer Architecture","first-page":"239","article-title":"A novel architecture of the 3D stacked mram l2 cache for cmps","author":"Sun","year":"2009"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0008","first-page":"2","article-title":"Memory and storage system design with nonvolatile memory technologies","volume":"10","author":"Zhao","year":"2015","journal-title":"IMT"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0009","series-title":"Proc. IEEE Non-Volatile Memory System and Applications Symp. (NVMSA)","first-page":"1","article-title":"A buffer cache architecture for smartphones with hybrid DRAM\/PCM memory","author":"Lin","year":"2015"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0010","series-title":"Proc. IEEE 30th Int. Conf. Computer Design (ICCD)","first-page":"337","article-title":"Row buffer locality aware caching policies for hybrid memories","author":"Yoon","year":"2012"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0011","series-title":"Proc. 18th Int. Conf. Parallel Architectures and Compilation Techniques","first-page":"101","article-title":"Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable memory architectures","author":"Zhang","year":"2009"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0012","series-title":"Computing Frontiers","first-page":"1","article-title":"Software-managed energy-efficient hybrid dram\/nvm main memory","author":"Hassan","year":"2015"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0013","series-title":"Proc. 32nd Symp. Mass Storage Systems and Technologies (MSST)","first-page":"1","article-title":"Hmvfs: A hybrid memory versioning file system","author":"Zheng","year":"2016"},{"issue":"14","key":"10.1016\/j.sysarc.2018.07.004_bib0014","doi-asserted-by":"crossref","first-page":"3509","DOI":"10.1109\/TSP.2013.2261295","article-title":"Power-aware variable partitioning for dsps with hybrid pram and DRAM main memory","volume":"61","author":"Liu","year":"2013","journal-title":"IEEE Trans. Signal Process."},{"issue":"6","key":"10.1016\/j.sysarc.2018.07.004_bib0015","doi-asserted-by":"crossref","first-page":"1873","DOI":"10.1109\/TMAG.2010.2042041","article-title":"Advances and future prospects of spin-transfer torque random access memory","volume":"46","author":"Chen","year":"2010","journal-title":"IEEE Trans. Magn."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0016","series-title":"Proc. and Simulation of Computer and Telecommunication Systems 2011 IEEE 19th Annual Int. Symp. Modelling, Analysis","first-page":"168","article-title":"Characterizing memory write references for efficient management of hybrid PCM and DRAM memory","author":"Lee","year":"2011"},{"issue":"3","key":"10.1016\/j.sysarc.2018.07.004_bib0017","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1555815.1555758","article-title":"Architecting phase change memory as a scalable dram alternative","volume":"37","author":"Lee","year":"2009","journal-title":"SIGARCH Comput. Archit. News"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0018","first-page":"85","article-title":"Page placement in hybrid memory systems","author":"Ramos","year":"2011"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0019","series-title":"Proc. IEEE Hot Chips 22 Symp. (HCS)","first-page":"1","article-title":"Forging a future in memory: New technologies, new markets, new applications","author":"Doller","year":"2010"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0020","unstructured":"Micron, Micron TN-41-01: Calculating Memory System Power."},{"issue":"7","key":"10.1016\/j.sysarc.2018.07.004_bib0021","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","article-title":"Nvsim: a circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"Dong","year":"2012","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0022","series-title":"Proceedings of the 14th USENIX Conference on File and Storage Technologies","article-title":"Nova: a log-structured file system for hybrid volatile\/non-volatile main memories","author":"Xu","year":"2016"},{"issue":"2","key":"10.1016\/j.sysarc.2018.07.004_bib0023","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5\u00a0simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"2","key":"10.1016\/j.sysarc.2018.07.004_bib0024","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/LCA.2015.2402435","article-title":"Nvmain 2.0: a user-friendly memory simulator to model (non-)volatile memory systems","volume":"14","author":"Poremba","year":"2015","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0025","series-title":"PACT\u201915","first-page":"492","article-title":"Energy-efficient hybrid DRAM\/nvm main memory","author":"Hassan","year":"2015"},{"issue":"4","key":"10.1016\/j.sysarc.2018.07.004_bib0026","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"Spec cpu2006 benchmark descriptions","volume":"34","author":"Henning","year":"2006","journal-title":"Acm Sigarch Comput. Architect. News"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0027","series-title":"International Conference on Parallel Architectures and Compilation Techniques","first-page":"72","article-title":"The parsec benchmark suite: characterization and architectural implications","author":"Bienia","year":"2017"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0028","series-title":"Proc. 13th Int. Conf. Embedded Software and Systems (ICESS)","first-page":"148","article-title":"Dynamic memory management for hybrid DRAM-nvm main memory systems","author":"Zhang","year":"2016"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0029","series-title":"IEEE International Conference on Computer Design","first-page":"381","article-title":"An energy- and performance-aware dram cache architecture for hybrid dram\/pcm main memory systems","author":"Lee","year":"2011"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0030","series-title":"The International Conference on Next Generation Information Technology","first-page":"82","article-title":"Power-aware memory management for hybrid main memory","author":"Park","year":"2011"},{"issue":"12","key":"10.1016\/j.sysarc.2018.07.004_bib0031","doi-asserted-by":"crossref","first-page":"1793","DOI":"10.1109\/TPDS.2010.49","article-title":"Time-based software transactional memory","volume":"21","author":"Felber","year":"2010","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0032","series-title":"Proceedings of the 36th Annual International Symposium on Computer Architecture","first-page":"24","article-title":"Scalable high performance main memory system using phase-change memory technology","author":"Qureshi","year":"2009"},{"issue":"3","key":"10.1016\/j.sysarc.2018.07.004_bib0033","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/1555815.1555759","article-title":"A durable and energy efficient main memory using phase change memory technology","volume":"37","author":"Zhou","year":"2009","journal-title":"ACM Sigarch Comput. Architect. News"},{"issue":"2","key":"10.1016\/j.sysarc.2018.07.004_bib0034","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/LCA.2014.2355193","article-title":"Ayush: a technique for extending lifetime of sram-nvm hybrid caches","volume":"14","author":"Mittal","year":"2015","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.sysarc.2018.07.004_bib0035","series-title":"DATE 2016","first-page":"936","article-title":"An operating system level data migration scheme in hybrid DRAM-nvm memory architecture","author":"Salkhordeh","year":"2016"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0036","series-title":"The 20th International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"3","article-title":"Mojim: a reliable and highly-available non-volatile memory system","author":"Zhang","year":"2015"},{"key":"10.1016\/j.sysarc.2018.07.004_bib0037","series-title":"DATE 2016","first-page":"942","article-title":"Unified DRAM and nvm hybrid buffer cache architecture for reducing journaling overhead","author":"Zhang","year":"2016"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762118300596?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762118300596?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,8,29]],"date-time":"2018-08-29T21:12:43Z","timestamp":1535577163000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762118300596"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":37,"alternative-id":["S1383762118300596"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2018.07.004","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2018,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Energy-aware page replacement and consistency guarantee for hybrid NVM\u2013DRAM memory systems","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.sysarc.2018.07.004","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2018 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}