乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,9]],"date-time":"2024-07-09T02:05:47Z","timestamp":1720490747190},"reference-count":28,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61533011"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Shandong Provincial Natural Science Foundation","doi-asserted-by":"publisher","award":["ZR2015FM001"],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1016\/j.sysarc.2016.06.001","type":"journal-article","created":{"date-parts":[[2016,6,4]],"date-time":"2016-06-04T23:09:33Z","timestamp":1465081773000},"page":"12-22","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"special_numbering":"C","title":["Energy efficient task allocation for hybrid main memory architecture"],"prefix":"10.1016","volume":"71","author":[{"given":"Xiaojun","family":"Cai","sequence":"first","affiliation":[]},{"given":"Lei","family":"Ju","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Zhiyong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhiping","family":"Jia","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.sysarc.2016.06.001_bib0001","series-title":"Proceedings of the 18th ACM Great Lakes symposium on VLSI","first-page":"395","article-title":"A low-power phase change memory based hybrid cache architecture","author":"Mangalagiri","year":"2008"},{"issue":"12","key":"10.1016\/j.sysarc.2016.06.001_bib0002","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MC.2007.443","article-title":"The case for energy-proportional computing","volume":"40","author":"Barroso","year":"2007","journal-title":"IEEE Comput."},{"issue":"12","key":"10.1016\/j.sysarc.2016.06.001_bib0003","doi-asserted-by":"crossref","first-page":"2201","DOI":"10.1109\/JPROC.2010.2070050","article-title":"Phase change memory","volume":"98","author":"Wong","year":"2010","journal-title":"Proc. IEEE"},{"issue":"3","key":"10.1016\/j.sysarc.2016.06.001_bib0004","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/1555815.1555760","article-title":"Scalable high performance main memory system using phase-change memory technology","volume":"37","author":"Qureshi","year":"2009","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0005","series-title":"Parallel Architectures and Compilation Techniques, 2009 (PACT\u201909) 18th International Conference on","first-page":"101","article-title":"Exploring phase change memory and 3D die-stacking for power\/thermal friendly, fast and durable memory architectures","author":"Zhang","year":"2009"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0006","series-title":"Proceedings of the International Conference on Supercomputing","first-page":"85","article-title":"Page placement in hybrid memory systems","author":"Ramos","year":"2011"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0007","series-title":"Design Automation Conference (DAC), 2011 48th ACM\/EDAC\/IEEE","first-page":"405","article-title":"Power-aware variable partitioning for DSPS with hybrid PRAM and DRAM main memory","author":"Liu","year":"2011"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0008","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"914","article-title":"Increasing PCM main memory lifetime","author":"Ferreira","year":"2010"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0009","series-title":"VLSI (ISVLSI), 2012 IEEE Computer Society Annual Symposium on","first-page":"380","article-title":"PTL: PCM translation layer","author":"Shao","year":"2012"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0010","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"1513","article-title":"Bloom filter-based dynamic wear leveling for phase-change ram","author":"Yun","year":"2012"},{"issue":"4","key":"10.1016\/j.sysarc.2016.06.001_bib0011","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2010.2097307","article-title":"Write activity minimization for nonvolatile main memory via scheduling and recomputation","volume":"30","author":"Hu","year":"2011","journal-title":"Comput. Aided Des. Integr. Circuits Syst. IEEE Trans."},{"issue":"3","key":"10.1016\/j.sysarc.2016.06.001_bib0012","first-page":"77","article-title":"Write activity reduction on non-volatile main memories for embedded chip multiprocessors","volume":"12","author":"Hu","year":"2013","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0013","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"1447","article-title":"A block-level flash memory management scheme for reducing write activities in PCM-based embedded systems","author":"Liu","year":"2012"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0014","series-title":"Design Automation Conference, 2009 (DAC\u201909) 46th ACM\/IEEE","first-page":"664","article-title":"PDRAM: a hybrid PRAM and DRAM main memory system","author":"Dhiman","year":"2009"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0015","series-title":"Computer Design (ICCD), 2014 32nd IEEE International Conference on","first-page":"16","article-title":"Leveling to the last mile: near-zero-cost bit level wear leveling for PCM-based main memory","author":"Zhao","year":"2014"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0016","series-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"14","article-title":"Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling","author":"Qureshi","year":"2009"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0017","series-title":"Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles","first-page":"133","article-title":"Better i\/o through byte-addressable, persistent memory","author":"Condit","year":"2009"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0018","series-title":"Proceedings of the 2009 International Conference on Computer-Aided Design","first-page":"269","article-title":"PCRAMsim: System-level performance, energy, and area modeling for phase-change RAM","author":"Dong","year":"2009"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0019","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe","first-page":"264","article-title":"A case study on the application of real phase-change ram to main memory subsystem","author":"Kwon","year":"2012"},{"key":"10.1016\/j.sysarc.2016.06.001_sbref0020","article-title":"Design and implementation of power-aware virtual memory","volume":"1001","author":"Huang","year":"2003","journal-title":"Ann Arbor"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0021","series-title":"VLSI (ISVLSI), 2012 IEEE Computer Society Annual Symposium on","first-page":"398","article-title":"Utilizing PCM for energy optimization in embedded systems","author":"Shao","year":"2012"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0022","series-title":"Proceedings of the 48th Design Automation Conference","first-page":"59","article-title":"Power management of hybrid DRAM\/PRAM-based main memory","author":"Park","year":"2011"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0023","series-title":"Proceedings of the 2011 ACM Symposium on Research in Applied Computation","first-page":"1","article-title":"Optimal task allocation on non-volatile memory based hybrid main memory","author":"Tian","year":"2011"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0024","series-title":"Proceedings of the 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis","first-page":"1","article-title":"Understanding the impact of emerging non-volatile memories on high-performance, io-intensive computing","author":"Caulfield","year":"2010"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0025","series-title":"ACM SIGARCH Computer Architecture News","first-page":"105","article-title":"Nv-heaps: making persistent objects fast and safe with next-generation, non-volatile memories","volume":"vol. 39","author":"Coburn","year":"2011"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0026","series-title":"FUTURE COMPUTING 2013, The Fifth International Conference on Future Computational Technologies and Applications","first-page":"39","article-title":"Hmmsched: Hybrid main memory-aware task scheduling on multicore systems","author":"Hwang","year":"2013"},{"issue":"1","key":"10.1016\/j.sysarc.2016.06.001_bib0027","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/321738.321743","article-title":"Scheduling algorithms for multiprogramming in a hard-real-time environment","volume":"20","author":"Liu","year":"1973","journal-title":"J. ACM (JACM)"},{"key":"10.1016\/j.sysarc.2016.06.001_bib0028","series-title":"ACM SIGOPS Operating Systems Review","first-page":"89","article-title":"Real-time dynamic voltage scaling for low-power embedded operating systems","volume":"vol. 35","author":"Pillai","year":"2001"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/api.elsevier.com\/content\/article\/PII:S1383762116300595?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/api.elsevier.com\/content\/article\/PII:S1383762116300595?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:45:22Z","timestamp":1498319122000},"score":1,"resource":{"primary":{"URL":"http:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762116300595"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":28,"alternative-id":["S1383762116300595"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2016.06.001","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2016,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Energy efficient task allocation for hybrid main memory architecture","name":"articletitle","label":"Article Title"},{"value":"Journal of Systems Architecture","name":"journaltitle","label":"Journal Title"},{"value":"http:\/\/dx.doi.org\/10.1016\/j.sysarc.2016.06.001","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2016 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}