乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,19]],"date-time":"2024-11-19T16:35:28Z","timestamp":1732034128690},"reference-count":17,"publisher":"Elsevier BV","issue":"6-7","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1016\/j.sysarc.2012.03.002","type":"journal-article","created":{"date-parts":[[2012,3,23]],"date-time":"2012-03-23T10:33:20Z","timestamp":1332498800000},"page":"247-256","source":"Crossref","is-referenced-by-count":15,"title":["Virtualization of reconfigurable coprocessors in HPRC systems with multicore architecture"],"prefix":"10.1016","volume":"58","author":[{"given":"Ivan","family":"Gonzalez","sequence":"first","affiliation":[]},{"given":"Sergio","family":"Lopez-Buedo","sequence":"additional","affiliation":[]},{"given":"Gustavo","family":"Sutter","sequence":"additional","affiliation":[]},{"given":"Diego","family":"Sanchez-Roman","sequence":"additional","affiliation":[]},{"given":"Francisco J.","family":"Gomez-Arribas","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Aracil","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.sysarc.2012.03.002_b0005","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MM.2010.31","article-title":"Cache hierarchy and memory subsystem of the AMD opteron processor","volume":"30","author":"Conway","year":"2010","journal-title":"IEEE Micro"},{"key":"10.1016\/j.sysarc.2012.03.002_b0010","doi-asserted-by":"crossref","unstructured":"David Wentzlaff, Patrick Griffin, Henry Hoffmann, Liewei Bao, Bruce Edwards, Carl Ramey, Matthew Mattina, Chyi-Chang Miao, Brown JohnF. III. Anant Agarwal, On-chip interconnection architecture of the tile processor, IEEE Micro 2007, 27 (5), 15\u201331.","DOI":"10.1109\/MM.2007.4378780"},{"key":"10.1016\/j.sysarc.2012.03.002_b0015","series-title":"Programming Massively Parallel Processors: A Hands-on Approach","author":"Kirk","year":"2010"},{"key":"10.1016\/j.sysarc.2012.03.002_b0020","first-page":"1","article-title":"Neville elimination on multi- and many-core systems: OpenMP, MPI and CUDA","author":"Alonso","year":"2009","journal-title":"The Journal of Supercomputing"},{"issue":"3","key":"10.1016\/j.sysarc.2012.03.002_b0025","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/MC.2007.91","article-title":"Guest Editors\u2019 Introduction: High-Performance Reconfigurable Computing","volume":"40","author":"Duncan","year":"2007","journal-title":"Computer"},{"key":"10.1016\/j.sysarc.2012.03.002_b0030","unstructured":"W. Fornaciari, V. Piuri, General methodologies to virtualize FPGAs in Hw\/Sw systems, in: Proceedings of the Midwest Symposium on Circuits and Systems, pp. 90\u201393, 1998."},{"key":"10.1016\/j.sysarc.2012.03.002_b0035","doi-asserted-by":"crossref","unstructured":"E. El-Araby, I. Gonzalez, T. El-Ghazawi, Virtualizing and sharing reconfigurable resources in High-Performance Reconfigurable Computing Systems, High-Performance Reconfigurable Computing Technology and Applications, 2008, in: Second International Workshop on HPRCTA 2008, Nov. 2008.","DOI":"10.1109\/HPRCTA.2008.4745683"},{"issue":"4","key":"10.1016\/j.sysarc.2012.03.002_b0040","doi-asserted-by":"crossref","DOI":"10.1145\/1462586.1462590","article-title":"Exploiting partial runtime reconfiguration for High-Performance Reconfigurable Computing","volume":"1","author":"El-Araby","year":"2009","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"issue":"11","key":"10.1016\/j.sysarc.2012.03.002_b0045","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1016\/j.sysarc.2010.07.007","article-title":"Model-based platform-specific co-design methodology for dynamically partially reconfigurable systems with hardware virtualization and preemption","volume":"56","author":"Chun-Hsian","year":"2010","journal-title":"Journal of Systems Architecture"},{"key":"10.1016\/j.sysarc.2012.03.002_b0050","unstructured":"J. Duato, A.J. Pena, et al., Modeling the CUDA Remoting Virtualization Behaviour in High Performance Networks, Workshop on Language, Compiler, and Architecture Support for GPGPU, Bangalore, Jan. 2010."},{"issue":"2","key":"10.1016\/j.sysarc.2012.03.002_b0055","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/MC.2008.65","article-title":"Promise of High-Performance Reconfigurable Computing","volume":"41","author":"El-Ghazawi","year":"2008","journal-title":"IEEE Computer"},{"key":"10.1016\/j.sysarc.2012.03.002_b0060","unstructured":"M. Smith, S. Alam, P. Agarwal, J. Vetter, D. Caliga, A task-based development model for accelerating large-scale scientific applications on FPGA-based reconfigurable computing platforms, in: Proceedings of Reconfigurable Systems Summer Institute (RSSI\u201906), Urbana, Ill, USA, Jul. 2006."},{"key":"10.1016\/j.sysarc.2012.03.002_b0065","unstructured":"Vincent Natoli, Jeff Allred, Jack Coyne, William Lynch, In-Socket FPGA Implementation of Bioinformatic Algorithms Using the Intel AAL, 2009 Symposium on Application Accelerators in High Performance Computing (SAAHPC\u201909), 2009."},{"issue":"4-5","key":"10.1016\/j.sysarc.2012.03.002_b0070","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1016\/j.parco.2008.03.005","article-title":"Portable library development for reconfigurable computing systems: a case study","volume":"34","author":"Proshanta","year":"2008","journal-title":"Parallel Computing"},{"key":"10.1016\/j.sysarc.2012.03.002_b0075","doi-asserted-by":"crossref","unstructured":"E. El-Araby, P. Nosum, T. El-Ghazawi, Productivity of High-Level Languages on Reconfigurable Computers: An HPC Perspective, International Conference on Field-Programmable Technology, 2007 (ICFPT 2007), pp. 257\u2013260, Dec. 2007.","DOI":"10.1109\/FPT.2007.4439260"},{"key":"10.1016\/j.sysarc.2012.03.002_b0080","unstructured":"Mitrion SDK 2.0.2, Mitrion Users\u2019 Guide, 2009 (software to hardware compiler). Available from: ."},{"key":"10.1016\/j.sysarc.2012.03.002_b0085","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1177\/1094342006064482","article-title":"The TAU parallel performance system","author":"Shende","year":"2006","journal-title":"International Journal of High Performance Computing Applications 20 (No. 2)"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762112000197?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1383762112000197?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,6,26]],"date-time":"2019-06-26T00:29:31Z","timestamp":1561508971000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1383762112000197"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":17,"journal-issue":{"issue":"6-7","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["S1383762112000197"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2012.03.002","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}