{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T18:03:06Z","timestamp":1694628186049},"reference-count":17,"publisher":"Elsevier BV","issue":"5-6","license":[{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["RU 477\/8"],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002347","name":"Bundesministerium f\u00fcr Bildung und Forschung","doi-asserted-by":"publisher","award":["01AK065F \u2013 PlaNetS","614"],"id":[{"id":"10.13039\/501100002347","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[2007,5]]},"DOI":"10.1016\/j.sysarc.2006.10.007","type":"journal-article","created":{"date-parts":[[2006,12,2]],"date-time":"2006-12-02T14:24:38Z","timestamp":1165069478000},"page":"285-299","source":"Crossref","is-referenced-by-count":8,"title":["Resource efficiency of the GigaNetIC chip multiprocessor architecture"],"prefix":"10.1016","volume":"53","author":[{"given":"J\u00f6rg-Christian","family":"Niemann","sequence":"first","affiliation":[]},{"given":"Christoph","family":"Puttmann","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"R\u00fcckert","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.sysarc.2006.10.007_bib1","unstructured":"S. Kumar, A. Jantsch, J.-P. Soinien, M. Forsell, M. Millberg, J. Tiensyrj\u00e4, A. Hemani, A network on chip architecture and design methodology, in: Proc. of the IEEE Computer Society Annual Symposium on VLSI, 2002, pp. 117\u2013124."},{"key":"10.1016\/j.sysarc.2006.10.007_bib2","unstructured":"A. Thomas, J. Becker, Multi-grained reconfigurable datapath structures for online-adaptive reconfigurable hardware architectures, in: IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI\u201905), 2005, pp. 118\u2013123."},{"key":"10.1016\/j.sysarc.2006.10.007_bib3","unstructured":"T. Hollstein, H. Zimmer, T. Murgan, M. Glesner, Flexible communication-centric system-on-chip platforms for ambient appliances, in: ITG-Fachtagung Ambient Intelligence, 2004, pp. 127\u2013132."},{"key":"10.1016\/j.sysarc.2006.10.007_bib4","unstructured":"D. Langen, J.-C. Niemann, M. Porrmann, H. Kalte, U. R\u00fcckert, Implementation of a RISC processor core for SoC designs FPGA prototype vs. ASIC implementation, in: Proc. of the IEEE-Workshop: Heterogeneous Reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002."},{"key":"10.1016\/j.sysarc.2006.10.007_bib5","unstructured":"M. Gr\u00fcnewald, U. Kastens, D.K. Le, J.-C. Niemann, M. Porrmann, U. R\u00fcckert, M. Thies, A. Slowik, Network application driven instruction set extensions for embedded processing clusters, in: PARELEC 2004, International Conference on Parallel Computing in Electrical Engineering, Dresden, Germany, 2004, pp 209\u2013214."},{"key":"10.1016\/j.sysarc.2006.10.007_bib6","doi-asserted-by":"crossref","unstructured":"U. Kastens, D.K. Le, A. Slowik, M. Thies, Feedback driven instruction-set extension, in: Proceedings of ACM SIGPLAN\/SIGBED 2004 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES\u201904), Washington, DC, USA, 2004.","DOI":"10.1145\/997163.997182"},{"key":"10.1016\/j.sysarc.2006.10.007_bib7","doi-asserted-by":"crossref","unstructured":"J.-C. Niemann, C. Puttmann, M. Porrmann, U. R\u00fcckert, GigaNetIC \u2013 A scalable embedded on-chip multiprocessor architecture for network applications, in: ARCS\u201906 Architecture of Computing Systems, 13\u201316 March 2006, pp. 268\u2013282.","DOI":"10.1007\/11682127_19"},{"key":"10.1016\/j.sysarc.2006.10.007_bib8","doi-asserted-by":"crossref","unstructured":"W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proceedings of the Design Automation Conference, Las Vegas, Nevada, USA, 2001, pp. 684\u2013689.","DOI":"10.1145\/378239.379048"},{"key":"10.1016\/j.sysarc.2006.10.007_bib9","series-title":"Interconnection Networks: An Engineering Approach","author":"Duato","year":"1997"},{"key":"10.1016\/j.sysarc.2006.10.007_bib10","unstructured":"L. Zhonghai, A. Jantsch, Flit admission in on-chip wormhole-switched networks with virtual channels, in: Proc. of the International Symposium on Systems-on-Chip, 2003."},{"key":"10.1016\/j.sysarc.2006.10.007_bib11","unstructured":"Silicore, WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores B, third ed., 2002."},{"key":"10.1016\/j.sysarc.2006.10.007_bib12","series-title":"IEEE Computer Society Annual Symposium on VLSI 2005 (ISVLSI 2005), 11\u201312 May 2005","first-page":"311","article-title":"A scalable parallel SoC architecture for network processors","author":"Niemann","year":"2005"},{"key":"10.1016\/j.sysarc.2006.10.007_bib13","unstructured":"H. Kalte, M. Porrmann, U. R\u00fcckert, A prototyping platform for dynamically reconfigurable system on chip designs, in: Proceedings of the IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002."},{"key":"10.1016\/j.sysarc.2006.10.007_bib14","unstructured":"J.-C. Niemann, M. Porrmann, C. Sauer, U. R\u00fcckert. An evaluation of the scalable GigaNetIC architecture for access networks, in: Advanced Networking and Communications Hardware Workshop (ANCHOR), Held in Conjunction with the ISCA 2005, Madison, WI, USA, 4\u20138 July 2005."},{"key":"10.1016\/j.sysarc.2006.10.007_bib15","unstructured":"Intel Corporation. , 2006."},{"key":"10.1016\/j.sysarc.2006.10.007_bib16","unstructured":"Advanced Micro Devices Inc. , 2006."},{"key":"10.1016\/j.sysarc.2006.10.007_bib17","unstructured":"Microprocessor Report. , 2006."}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S138376210600124X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S138376210600124X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T06:09:31Z","timestamp":1657519771000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S138376210600124X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5]]},"references-count":17,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[2007,5]]}},"alternative-id":["S138376210600124X"],"URL":"https:\/\/doi.org\/10.1016\/j.sysarc.2006.10.007","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[2007,5]]}}}