乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T13:11:01Z","timestamp":1720185061375},"reference-count":32,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Reliability"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1016\/j.microrel.2017.06.032","type":"journal-article","created":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T21:45:49Z","timestamp":1498254349000},"page":"110-120","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":14,"special_numbering":"C","title":["An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs"],"prefix":"10.1016","volume":"75","author":[{"given":"A.","family":"Ullah","sequence":"first","affiliation":[]},{"given":"E.","family":"Sanchez","sequence":"additional","affiliation":[]},{"given":"L.","family":"Sterpone","sequence":"additional","affiliation":[]},{"given":"L.A.","family":"Cardona","sequence":"additional","affiliation":[]},{"given":"C.","family":"Ferrer","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.microrel.2017.06.032_bb0005","series-title":"International Symposium on Field Programmable Gate Arrays","first-page":"29","article-title":"Cut ranking and pruning: enabling a general and efficient FPGA mapping solution","author":"Cong","year":"1999"},{"key":"10.1016\/j.microrel.2017.06.032_bb0010","series-title":"28th ACM\/IEEE Design Automation Conference","first-page":"227","article-title":"Chortle-crf: fast technology mapping for lookup table-based FPGAs","author":"Francis","year":"1991"},{"key":"10.1016\/j.microrel.2017.06.032_bb0015","series-title":"24th IEEE International Conference on Field Programmable Logic and Applications","article-title":"Effective emulation of permant faults in ASICs through dynamically reconfigurable FPGAs","author":"Sanchez","year":"2014"},{"key":"10.1016\/j.microrel.2017.06.032_bb0020","series-title":"US20130305199 A1","article-title":"In-place resynthesis and remapping techniques for soft error mitigation in FPGA","author":"He","year":"2013"},{"key":"10.1016\/j.microrel.2017.06.032_bb0025","series-title":"33rd Design and Automation Conference","first-page":"801","article-title":"Serial fault emulation","author":"Burgun","year":"1996"},{"issue":"8","key":"10.1016\/j.microrel.2017.06.032_bb0030","article-title":"Sequential circuit fault simulation using logic emulation","volume":"17","author":"Hwang","year":"1998","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"10","key":"10.1016\/j.microrel.2017.06.032_bb0035","doi-asserted-by":"crossref","first-page":"1487","DOI":"10.1109\/43.790625","article-title":"Fault emulation: a new methodology for fault grading","volume":"18","author":"Cheng","year":"1999","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"3","key":"10.1016\/j.microrel.2017.06.032_bb0040","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1023\/A:1015079004512","article-title":"An FPGA-based approach for speeding up fault injection campaigns on safety-critical systems","volume":"18","author":"Civera","year":"2002","journal-title":"J. Electron. Test. Theory Appl."},{"issue":"1","key":"10.1016\/j.microrel.2017.06.032_bb0045","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1016\/S0026-2692(02)00127-1","article-title":"New techniques for efficiently assessing reliability of SOCs","volume":"34","author":"Civera","year":"2003","journal-title":"Microelectron. J."},{"issue":"1","key":"10.1016\/j.microrel.2017.06.032_bb0050","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1109\/TNS.2006.889115","article-title":"Autonomous fault emulation: a new FPGA-based acceleration system for hardness evaluation","volume":"54","author":"Ongil","year":"2007","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"5","key":"10.1016\/j.microrel.2017.06.032_bb0055","doi-asserted-by":"crossref","first-page":"1468","DOI":"10.1109\/TIM.2003.817144","article-title":"Using run-time reconfiguration for fault injection applications","volume":"52","author":"Antoni","year":"2003","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"4","key":"10.1016\/j.microrel.2017.06.032_bb0060","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2008.917428","article-title":"Fault emulation for dependability evaluation of VLSI systems","volume":"16","author":"Andr\u00e9s","year":"2008","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.microrel.2017.06.032_bb0065","series-title":"Proc. 6th IEEE Int. Workshop Des. Diagnostics Electron. Circuits Syst","first-page":"17","article-title":"A novel approach to FPGA based hardware fault modeling and simulation","author":"Parreira","year":"2003"},{"key":"10.1016\/j.microrel.2017.06.032_bb0070","doi-asserted-by":"crossref","first-page":"1170","DOI":"10.1007\/978-3-540-45234-8_146","article-title":"UNSHADES-1: an advanced tool for in-system run-time hardware debugging","author":"Aguirre","year":"2003","journal-title":"Field Program. Logic Appl."},{"issue":"5","key":"10.1016\/j.microrel.2017.06.032_bb0075","article-title":"Noninvasive fault classification, robustness and recovery time measurement in microprocessor-type architectures subjected to radiation-induced errors","volume":"58","author":"Miranda","year":"2009","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"4","key":"10.1016\/j.microrel.2017.06.032_bb0080","doi-asserted-by":"crossref","DOI":"10.1109\/TNS.2009.2019274","article-title":"Fault injection analysis of bidirectional signals","volume":"56","author":"Aguirre","year":"2009","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"10.1016\/j.microrel.2017.06.032_bb0085","series-title":"IEEE Eur. Conf. Radiation and Its Effects on Components Syst","first-page":"169","article-title":"FTUNSHADES2: a novel platform for early evaluation of robustness against SEE","author":"Mogollon","year":"2011"},{"issue":"4","key":"10.1016\/j.microrel.2017.06.032_bb0090","article-title":"A unified environment for fault injection at any design level based on emulation","volume":"54","author":"Ongil","year":"2007","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"4","key":"10.1016\/j.microrel.2017.06.032_bb0095","doi-asserted-by":"crossref","DOI":"10.1109\/TNS.2015.2447391","article-title":"A methodology to emulate single event upsets in flip-flops using FPGAs through partial reconfiguration and instrumentation","volume":"62","author":"Serrano","year":"2015","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"10.1016\/j.microrel.2017.06.032_bb0100","series-title":"International Symposium on System-on-Chip","first-page":"1","article-title":"A novel emulation technique that preserves circuit structure and timing","author":"Kafka","year":"2007"},{"issue":"4","key":"10.1016\/j.microrel.2017.06.032_bb0105","doi-asserted-by":"crossref","DOI":"10.1109\/TNS.2015.2456101","article-title":"Validation techniques for fault emulation of SRAM-based FPGAs","volume":"62","author":"Quinn","year":"2015","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"3","key":"10.1016\/j.microrel.2017.06.032_bb0110","doi-asserted-by":"crossref","first-page":"2119","DOI":"10.1109\/TNS.2013.2259503","article-title":"Fault simulation and emulation tools to augment the radiation-hardness assurance testing","volume":"60","author":"Quinn","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"10.1016\/j.microrel.2017.06.032_bb0115","series-title":"International Conference on Field Programmable Technology","article-title":"StML: bridging the gap between FPGA design and HDL circuit description","author":"Peterson","year":"2013"},{"issue":"4","key":"10.1016\/j.microrel.2017.06.032_bb0120","doi-asserted-by":"crossref","DOI":"10.1109\/TNS.2013.2267097","article-title":"An automated SEU fault-injection method and tool for HDL-based designs","volume":"60","author":"Mansour","year":"2013","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"10.1016\/j.microrel.2017.06.032_bb0125","doi-asserted-by":"crossref","first-page":"1119","DOI":"10.1016\/j.micpro.2015.05.015","article-title":"Closing the gap between speed and configurability of multi-bit fault emulation environments for security and safety-critical designs","volume":"39","author":"Nyberg","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.microrel.2017.06.032_bb0130","series-title":"US Patent 7058915 B1","article-title":"Pin reordering during placement of circuit designs","author":"Singh","year":"2006"},{"issue":"1","key":"10.1016\/j.microrel.2017.06.032_bb0135","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/TC.2011.247","article-title":"A novel heuristic method for application-dependent testing of a SRAM-based FPGA interconnect","volume":"62","author":"Kumar","year":"2011","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.microrel.2017.06.032_bb0140","series-title":"19th ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","first-page":"41","article-title":"Torc: towards an open-source tool flow","author":"Steiner","year":"2011"},{"key":"10.1016\/j.microrel.2017.06.032_bb0145","article-title":"Bitstream fault injections (BiFI) \u2013 automated fault attacks against SRAM-based FPGAs","author":"Swierczynski","year":"2017","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.microrel.2017.06.032_bb0150","series-title":"UG191, v3.11","article-title":"Virtex-5 FPGA configuration user guide","author":"Xilinx Inc.","year":"2012"},{"issue":"3","key":"10.1016\/j.microrel.2017.06.032_bb0155","doi-asserted-by":"crossref","DOI":"10.1109\/54.867894","article-title":"RT-level ITC'99 benchmarks and first ATPG results","volume":"17","author":"Corno","year":"2000","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/j.microrel.2017.06.032_bb0160","series-title":"US Patent 6920627 B2","article-title":"Reconfiguration of a programmable logic device using internal logic","author":"Blodget","year":"2005"}],"container-title":["Microelectronics Reliability"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271417302202?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026271417302202?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,6,21]],"date-time":"2018-06-21T02:47:54Z","timestamp":1529549274000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026271417302202"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":32,"alternative-id":["S0026271417302202"],"URL":"https:\/\/doi.org\/10.1016\/j.microrel.2017.06.032","relation":{},"ISSN":["0026-2714"],"issn-type":[{"value":"0026-2714","type":"print"}],"subject":[],"published":{"date-parts":[[2017,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Reliability","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.microrel.2017.06.032","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}