{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T13:57:59Z","timestamp":1720187879738},"reference-count":60,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61603104","61661008"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004607","name":"Guangxi Natural Science Foundation","doi-asserted-by":"crossref","award":["2015GXNSFBA139256","2016GXNSFCA380017"],"id":[{"id":"10.13039\/501100004607","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Guangxi University of China","award":["KY2016YB059"]},{"name":"Guangxi Key Lab of Multi-source Information Mining & Security","award":["MIMS15-07"]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1016\/j.micpro.2017.07.005","type":"journal-article","created":{"date-parts":[[2017,7,8]],"date-time":"2017-07-08T03:46:48Z","timestamp":1499485608000},"page":"21-32","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":6,"special_numbering":"C","title":["Layered tile architecture for efficient hardware spiking neural networks"],"prefix":"10.1016","volume":"53","author":[{"given":"Lei","family":"Wan","sequence":"first","affiliation":[]},{"given":"Junxiu","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jim","family":"Harkin","sequence":"additional","affiliation":[]},{"given":"Liam","family":"McDaid","sequence":"additional","affiliation":[]},{"given":"Yuling","family":"Luo","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/j.micpro.2017.07.005_bib0001","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1016\/S0925-2312(97)00036-2","article-title":"The handbook of brain theory and neural networks","volume":"16","author":"Cios","year":"1997","journal-title":"Neurocomputing"},{"issue":"6197","key":"10.1016\/j.micpro.2017.07.005_bib0002","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1126\/science.345.6197.614","article-title":"The brain chip","volume":"345","author":"Service","year":"2014","journal-title":"Science"},{"issue":"2","key":"10.1016\/j.micpro.2017.07.005_bib0003","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1007\/s11063-012-9274-5","article-title":"Modular neural tile architecture for compact embedded hardware spiking neural network","volume":"38","author":"Pande","year":"2013","journal-title":"Neural Process. Lett."},{"issue":"6","key":"10.1016\/j.micpro.2017.07.005_bib0004","doi-asserted-by":"crossref","first-page":"515","DOI":"10.1061\/(ASCE)0733-947X(1999)125:6(515)","article-title":"Spectral basis neural networks for real-time travel time forecasting","volume":"125","author":"Park","year":"1999","journal-title":"J. Transp. Eng."},{"key":"10.1016\/j.micpro.2017.07.005_bib0005","series-title":"Proceedings of the 4th International Conference on Computational Intelligence and Communication Networks","first-page":"804","article-title":"A new spike based neural network for short-term electrical load forecasting","author":"Kulkarni","year":"2012"},{"issue":"5","key":"10.1016\/j.micpro.2017.07.005_bib0006","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1007\/s11517-010-0663-5","article-title":"Acoustic thoracic image of crackle sounds using linear and nonlinear processing techniques","volume":"49","author":"Charleston-Villalobos","year":"2011","journal-title":"Med. Biol. Eng. Comput."},{"issue":"1","key":"10.1016\/j.micpro.2017.07.005_bib0007","first-page":"1","article-title":"Sparse spike coding\u202f: applications of neuroscience to the processing of natural images","volume":"7000","author":"Perrinet","year":"2008","journal-title":"SPIE Photonics Eur."},{"key":"10.1016\/j.micpro.2017.07.005_bib0008","series-title":"Proceedings of the International Joint Conference on Neural Networks","first-page":"2727","article-title":"Virtual synaptic interconnect using an asynchronous network-on-chip","author":"Rast","year":"2008"},{"issue":"10\u201312","key":"10.1016\/j.micpro.2017.07.005_bib0009","doi-asserted-by":"crossref","first-page":"2055","DOI":"10.1016\/j.neucom.2007.10.020","article-title":"Processing visual stimuli using hierarchical spiking neural networks","volume":"71","author":"Wu","year":"2008","journal-title":"Neurocomputing"},{"issue":"13\u201315","key":"10.1016\/j.micpro.2017.07.005_bib0010","doi-asserted-by":"crossref","first-page":"2563","DOI":"10.1016\/j.neucom.2007.12.038","article-title":"Fast and adaptive network of spiking neurons for multi-view visual pattern recognition","volume":"71","author":"Wysoski","year":"2008","journal-title":"Neurocomputing"},{"key":"10.1016\/j.micpro.2017.07.005_bib0011","series-title":"Proceedings of the IEEE Biomedical Circuits and Systems Conference","first-page":"1","article-title":"Spike-based tactile pattern recognition using an extreme learning machine","author":"Rasouli","year":"2015"},{"key":"10.1016\/j.micpro.2017.07.005_bib0012","series-title":"Proceedings of the IEEE International Symposium on Circuits and Systems","first-page":"3004","article-title":"A 128 channel 290 GMACs\/W machine learning based co-processor for intention decoding in brain machine interfaces","author":"Chen","year":"2015"},{"key":"10.1016\/j.micpro.2017.07.005_bib0013","series-title":"IEEE International Conference on Robotics and Automation","first-page":"5","article-title":"Evolving spiking neural network controllers for autonomous robots","author":"Hagras","year":"2004"},{"key":"10.1016\/j.micpro.2017.07.005_bib0014","first-page":"38","article-title":"Evolution of spiking neural controllers for autonomous vision-based robots","volume":"2217","author":"Floreano","year":"2001"},{"key":"10.1016\/j.micpro.2017.07.005_bib0015","series-title":"NASA\/DoD Conference on Evolvable Hardware","first-page":"2435","article-title":"Hardware spiking neural network with run-time reconfigurable connectivity in an autonomous robot","author":"Roggen","year":"2003"},{"issue":"10","key":"10.1016\/j.micpro.2017.07.005_bib0016","first-page":"1","article-title":"TrueNorth: design and tool flow of a 65\u202fmW 1 million neuron programmable neurosynaptic chip","volume":"34","author":"Akopyan","year":"2015","journal-title":"IEEE Trans. Comput. Des. Integr. Circuits Syst."},{"issue":"12","key":"10.1016\/j.micpro.2017.07.005_bib0017","doi-asserted-by":"crossref","first-page":"2454","DOI":"10.1109\/TC.2012.142","article-title":"Overview of the SpiNNaker system architecture","volume":"62","author":"Furber","year":"2013","journal-title":"IEEE Trans. Comput."},{"issue":"30","key":"10.1016\/j.micpro.2017.07.005_bib0018","first-page":"1","article-title":"Breaking the millisecond barrier on SpiNNaker: implementing asynchronous event-based plastic models with microsecond resolution","volume":"9","author":"Lagorce","year":"2015","journal-title":"Front. Neurosci."},{"issue":"6","key":"10.1016\/j.micpro.2017.07.005_bib0019","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2009\/908740","article-title":"A reconfigurable and biologically inspired paradigm for computation using Network-on-Chip and spiking neural networks","volume":"2009","author":"Harkin","year":"2009","journal-title":"Int. J. Reconfig. Comput."},{"issue":"2","key":"10.1016\/j.micpro.2017.07.005_bib0020","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1038\/nrn1848","article-title":"The blue brain project","volume":"7","author":"Markram","year":"2006","journal-title":"Nat. Rev. Neurosci."},{"key":"10.1016\/j.micpro.2017.07.005_bib0021","series-title":"Proceedings of the International Joint Conference on Neural Networks (IJCNN)","first-page":"1","article-title":"Accelerated simulation of spiking neural networks using GPUs","author":"Fidjeland","year":"2010"},{"key":"10.1016\/j.micpro.2017.07.005_bib0022","series-title":"Proceedings of the International Joint Conference on Neural Networks","first-page":"3184","article-title":"Simulation of large neuronal networks with biophysically accurate models on graphics processors","author":"Wang","year":"2011"},{"issue":"8","key":"10.1016\/j.micpro.2017.07.005_bib0023","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1016\/j.micpro.2015.09.003","article-title":"Biologically compatible neural networks with reconfigurable hardware","volume":"39","author":"Moctezuma","year":"2015","journal-title":"Microprocess. Microsyst."},{"key":"10.1016\/j.micpro.2017.07.005_bib0024","series-title":"Proceedings of the International Joint Conference on Neural Networks (IJCNN)","first-page":"2145","article-title":"Efficient simulation of large-scale spiking neural networks using CUDA graphics processors","author":"Nageswaran","year":"2009"},{"issue":"12","key":"10.1016\/j.micpro.2017.07.005_bib0025","doi-asserted-by":"crossref","first-page":"2451","DOI":"10.1109\/TPDS.2012.289","article-title":"Scalable hierarchical Network-on-Chip architecture for spiking neural network hardware implementations","volume":"24","author":"Carrillo","year":"2013","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"5","key":"10.1016\/j.micpro.2017.07.005_bib0026","doi-asserted-by":"crossref","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","article-title":"Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations","volume":"102","author":"Benjamin","year":"2014","journal-title":"Proc. IEEE"},{"issue":"5","key":"10.1016\/j.micpro.2017.07.005_bib0027","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1109\/TBCAS.2010.2055157","article-title":"Neural dynamics in reconfigurable silicon","volume":"4","author":"Basu","year":"2010","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"6197","key":"10.1016\/j.micpro.2017.07.005_bib0028","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"Merolla","year":"2014","journal-title":"Science"},{"issue":"1\u20133","key":"10.1016\/j.micpro.2017.07.005_bib0029","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1016\/j.neucom.2006.11.029","article-title":"Challenges for large-scale implementations of spiking neural networks on FPGAs","volume":"71","author":"Maguire","year":"2007","journal-title":"Neurocomputing"},{"key":"10.1016\/j.micpro.2017.07.005_bib0030","series-title":"Proceedings of the 2014 ACM\/SIGDA International Symposium On Field-Programmable Gate Arrays","first-page":"89","article-title":"FPGA-based biophysically-meaningful modeling of olivocerebellar neurons","author":"Smaragdos","year":"2014"},{"issue":"3","key":"10.1016\/j.micpro.2017.07.005_bib0031","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1049\/el.2011.3651","article-title":"FPGA implementation of biologically-inspired auto-associative memory","volume":"48","author":"Ang","year":"2012","journal-title":"Electron. Lett."},{"issue":"3","key":"10.1016\/j.micpro.2017.07.005_bib0032","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1007\/s10710-011-9130-9","article-title":"Hardware spiking neural network prototyping and application","volume":"12","author":"Cawley","year":"2011","journal-title":"Genet. Program. Evolvable Mach."},{"issue":"5","key":"10.1016\/j.micpro.2017.07.005_bib0033","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1016\/j.micpro.2004.08.012","article-title":"An FPGA platform for on-line topology exploration of spiking neural networks","volume":"29","author":"Upegui","year":"2005","journal-title":"Microprocess. Microsyst."},{"issue":"4","key":"10.1016\/j.micpro.2017.07.005_bib0034","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1385\/NI:2:4:417","article-title":"An FPGA-based approach to high-speed simulation of conductance-based neuron models","volume":"2","author":"Graas","year":"2004","journal-title":"Neuroinformatics"},{"key":"10.1016\/j.micpro.2017.07.005_bib0035","series-title":"Proceedings of the International Conference on Field-Programmable Technology","first-page":"300","article-title":"Exploring the evolution of NoC-based spiking neural networks on FPGAs","author":"Morgan","year":"2009"},{"key":"10.1016\/j.micpro.2017.07.005_bib0036","series-title":"7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip","first-page":"1245","article-title":"Fast spiking neural network architecture for low-cost FPGA devices","author":"Iakymchuk","year":"2012"},{"key":"10.1016\/j.micpro.2017.07.005_bib0037","series-title":"IEEE International Symposium on Circuits and Systems","first-page":"457","article-title":"An FPGA design framework for large-scale spiking neural networks","author":"Wang","year":"2014"},{"issue":"27","key":"10.1016\/j.micpro.2017.07.005_bib0038","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1186\/s12868-015-0162-6","article-title":"Simulation of alcohol action upon a detailed Purkinje neuron model and a simpler surrogate model that runs >\u202f400 times faster","volume":"16","author":"Forrest","year":"2015","journal-title":"BMC Neurosci."},{"issue":"1","key":"10.1016\/j.micpro.2017.07.005_bib0039","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1109\/TNN.2006.883007","article-title":"Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses","volume":"18","author":"Vogelstein","year":"2007","journal-title":"IEEE Trans. Neural Netw."},{"key":"10.1016\/j.micpro.2017.07.005_bib0040","series-title":"the International Joint Conference on Neural Networks","first-page":"1615","article-title":"A programmable facilitating synapse device","author":"Chen","year":"2008"},{"issue":"6","key":"10.1016\/j.micpro.2017.07.005_bib0041","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1016\/j.neucom.2012.01.042","article-title":"Silicon spiking neurons for hardware implementation of extreme learning machines","volume":"102","author":"Basu","year":"2013","journal-title":"Neurocomputing"},{"key":"10.1016\/j.micpro.2017.07.005_bib0042","series-title":"Computational Intelligence and Bioinspired Systems (LNCS)","first-page":"552","article-title":"A novel approach for the implementation of large scale spiking neural networks on FPGA hardware","volume":"3512","author":"Glackin","year":"2005"},{"issue":"4","key":"10.1016\/j.micpro.2017.07.005_bib0043","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/TNN.2006.875980","article-title":"Real-time computing platform for spiking neurons","volume":"17","author":"Ros","year":"2006","journal-title":"IEEE Trans. Neural Netw."},{"issue":"35","key":"10.1016\/j.micpro.2017.07.005_bib0044","first-page":"1","article-title":"A neuromorphic hardware architecture using the Neural Engineering Framework for pattern recognition","volume":"7","author":"Wang","year":"2015","journal-title":"Comput. Sci."},{"issue":"180","key":"10.1016\/j.micpro.2017.07.005_bib0045","first-page":"1","article-title":"A neuromorphic implementation of multiple spike-timing synaptic plasticity rules for large-scale neural networks","volume":"9","author":"Wang","year":"2015","journal-title":"Front. Neurosci."},{"issue":"6\u20137","key":"10.1016\/j.micpro.2017.07.005_bib0046","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1016\/S0893-6080(01)00053-3","article-title":"Coding properties of spiking neurons: reverse and cross-correlations","volume":"14","author":"Gerstner","year":"2001","journal-title":"Neural Netw."},{"issue":"4","key":"10.1016\/j.micpro.2017.07.005_bib0047","doi-asserted-by":"crossref","first-page":"500","DOI":"10.1113\/jphysiol.1952.sp004764","article-title":"A quantitative description of membrane current and its application to conduction and excitation in nerve","volume":"117","author":"Hodgkin","year":"1952","journal-title":"J. Physiol."},{"issue":"6","key":"10.1016\/j.micpro.2017.07.005_bib0048","doi-asserted-by":"crossref","first-page":"1569","DOI":"10.1109\/TNN.2003.820440","article-title":"Simple model of spiking neurons","volume":"14","author":"Izhikevich","year":"2003","journal-title":"IEEE Trans. Neural Netw."},{"issue":"4","key":"10.1016\/j.micpro.2017.07.005_bib0049","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1162\/089976698300017502","article-title":"Neural networks with dynamic synapses","volume":"10","author":"Tsodyks","year":"1998","journal-title":"Neural Comput."},{"issue":"2","key":"10.1016\/j.micpro.2017.07.005_bib0050","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1016\/S0006-3495(65)86709-1","article-title":"A theoretical analysis of neuronal variability","volume":"5","author":"Stein","year":"1965","journal-title":"Biophys. J."},{"issue":"9","key":"10.1016\/j.micpro.2017.07.005_bib0051","doi-asserted-by":"crossref","first-page":"1659","DOI":"10.1016\/S0893-6080(97)00011-7","article-title":"Networks of spiking neurons: The third generation of neural network models","volume":"10","author":"Maass","year":"1997","journal-title":"Neural Netw."},{"key":"10.1016\/j.micpro.2017.07.005_bib0052","series-title":"Proceedings of International Conference on Learning Representations","first-page":"1","article-title":"Hardware-oriented approximation of convolutional neural networks","author":"Gysel","year":"2016"},{"issue":"9","key":"10.1016\/j.micpro.2017.07.005_bib0053","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1016\/j.neunet.2012.04.004","article-title":"Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive Network-on-Chip routers","volume":"33","author":"Carrillo","year":"2012","journal-title":"Neural Netw."},{"key":"10.1016\/j.micpro.2017.07.005_bib0054","series-title":"Proceedings of IEEE International Symposium on Circuits and Systems","first-page":"1350","article-title":"Self-repairing hardware with astrocyte-neuron networks","author":"Liu","year":"2016"},{"key":"10.1016\/j.micpro.2017.07.005_bib0055","series-title":"14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","first-page":"321","article-title":"Intrinsic hardware evolution of neural networks in reconfigurable analogue and digital devices","author":"Maher","year":"2006"},{"key":"10.1016\/j.micpro.2017.07.005_bib0056","series-title":"Proceedings of 12th International Conference on Microelectronics","first-page":"219","article-title":"Modular neural networks for solving high complexity problems","author":"El-Bakry","year":"2000"},{"issue":"2","key":"10.1016\/j.micpro.2017.07.005_bib0057","first-page":"179","article-title":"The use of multiple measurements in taxonomic problems","volume":"7","author":"Fisher","year":"1954","journal-title":"Ann. Hum. Genet."},{"issue":"23","key":"10.1016\/j.micpro.2017.07.005_bib0058","doi-asserted-by":"crossref","first-page":"9193","DOI":"10.1073\/pnas.87.23.9193","article-title":"Multisurface method of pattern separation for medical diagnosis applied to breast cytology","volume":"87","author":"Wolberg","year":"1990","journal-title":"Proc. Natl. Acad. Sci."},{"issue":"6","key":"10.1016\/j.micpro.2017.07.005_bib0059","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1016\/j.micpro.2015.06.002","article-title":"Low cost fault-tolerant routing algorithm for Networks-on-Chip","volume":"39","author":"Liu","year":"2015","journal-title":"Microprocess. Microsyst."},{"issue":"6","key":"10.1016\/j.micpro.2017.07.005_bib0060","first-page":"97","article-title":"Real-time simulations of synchronization in a conductance-based neuronal network with a digital FPGA hardware-core","volume":"7552","author":"Beuler","year":"2012","journal-title":"Artif. Neural Netw. Mach. Learn."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116303544?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933116303544?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T08:50:05Z","timestamp":1535619005000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933116303544"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":60,"alternative-id":["S0141933116303544"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2017.07.005","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2017,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Layered tile architecture for efficient hardware spiking neural networks","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2017.07.005","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}