{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,31]],"date-time":"2024-07-31T05:54:55Z","timestamp":1722405295707},"reference-count":31,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["SFB\/TR\u00a089"],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1016\/j.micpro.2017.03.001","type":"journal-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:14:17Z","timestamp":1488914057000},"page":"90-101","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":6,"special_numbering":"C","title":["Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping"],"prefix":"10.1016","volume":"50","author":[{"given":"Elisabeth","family":"Glocker","sequence":"first","affiliation":[]},{"given":"Qingqing","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2017.03.001_bib0001","series-title":"Proceedings of Design Automation Conference (DAC)","first-page":"700","article-title":"Power emulation: a new paradigm for power estimation","author":"Coburn","year":"2005"},{"key":"10.1016\/j.micpro.2017.03.001_bib0002","series-title":"Technical Report","article-title":"Managing the Impact of Increasing Microprocessor Power Consumption","author":"Gunther","year":"2001"},{"issue":"3","key":"10.1016\/j.micpro.2017.03.001_bib0003","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/MM.2007.58","article-title":"Power, thermal, and reliability modeling in nanometer-scale microprocessors","volume":"27","author":"Brooks","year":"2007","journal-title":"IEEE Micro"},{"key":"10.1016\/j.micpro.2017.03.001_bib0004","series-title":"2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC)","first-page":"1","article-title":"Workload- and instruction-aware timing analysis - the missing link between technology and system-level resilience","author":"Kleeberger","year":"2014"},{"issue":"1","key":"10.1016\/j.micpro.2017.03.001_bib0005","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/TDMR.2006.870340","article-title":"Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits","volume":"6","author":"Semenov","year":"2006","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"10.1016\/j.micpro.2017.03.001_bib0006","series-title":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","first-page":"19","article-title":"From an analytic NBTI device model to reliability assessment of complex digital circuits","author":"Aryan","year":"2014"},{"key":"10.1016\/j.micpro.2017.03.001_bib0007","series-title":"Proceedings of the 19th ACM Great Lakes Symposium on VLSI","first-page":"221","article-title":"Online circuit reliability monitoring","author":"Zhang","year":"2009"},{"key":"10.1016\/j.micpro.2017.03.001_bib0008","series-title":"Power and Timing Modeling, Optimization and Simulation (PATMOS), 2013 23rd International Workshop on","first-page":"150","article-title":"Reliability monitoring of digital circuits by in situ timing measurement","author":"Aryan","year":"2013"},{"key":"10.1016\/j.micpro.2017.03.001_bib0009","series-title":"Multiprocessor System-on-Chip - Hardware Design and Tool Integration","first-page":"241","article-title":"Invasive computing - an overview","author":"Teich","year":"2011"},{"key":"10.1016\/j.micpro.2017.03.001_bib0010","series-title":"International Symposium on Integrated Circuits (ISIC)","first-page":"106","article-title":"Hardware assisted thread assignment for RISC based MPSoCs in invasive computing","author":"Pujari","year":"2011"},{"key":"10.1016\/j.micpro.2017.03.001_bib0011","series-title":"ACM\/IEEE International Symposium on Low Power Electronics & Design","first-page":"335","article-title":"Full-system chip multiprocessor power evaluations using FPGA-based emulation","author":"Bhattacharjee","year":"2008"},{"key":"10.1016\/j.micpro.2017.03.001_bib0012","series-title":"A System-Level Framework for Energy and Performance Estimation in System-on-Chip Architectures","author":"Penilazzi","year":"2011"},{"issue":"1","key":"10.1016\/j.micpro.2017.03.001_bib0013","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/980152.980157","article-title":"Temperature-aware microarchitecture: modeling and implementation","volume":"1","author":"Skadron","year":"2004","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"issue":"1","key":"10.1016\/j.micpro.2017.03.001_bib0014","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/TPDS.2012.117","article-title":"Thermal and energy management of high-performance multicores: distributed and self-calibrating model-predictive controller","volume":"24","author":"Bartolini","year":"2013","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.micpro.2017.03.001_bib0015","series-title":"Proceedings of International Conference on Computer Communications & Networks (ICCCN)","first-page":"1","article-title":"An FPGA based distributed computing system with power and thermal management capabilities","author":"Shen","year":"2011"},{"key":"10.1016\/j.micpro.2017.03.001_bib0016","series-title":"Proceedings of Design Automation Conference (DAC)","first-page":"618","article-title":"A fast HW\/SW FPGA-based thermal emulation framework for multi-processor system-on-chip","author":"Atienza","year":"2006"},{"key":"10.1016\/j.micpro.2017.03.001_bib0017","series-title":"IEEE International Symposium on Parallel & Distributed Processing (IPDPS)","first-page":"1","article-title":"A simple thermal model for multi-core processors and its application to slack allocation","author":"Wang","year":"2010"},{"key":"10.1016\/j.micpro.2017.03.001_bib0018","series-title":"Synthesis and Power Modeling of a LEON3\u00a0SPARC V8\u00a0Processor","author":"Bolognino","year":"2008"},{"key":"10.1016\/j.micpro.2017.03.001_bib0019","series-title":"Power Driven Microarchitecture Workshop","article-title":"Modeling inter-instruction energy effects in a digital signal processor","author":"Klass","year":"1998"},{"key":"10.1016\/j.micpro.2017.03.001_bib0020","series-title":"The CRC Handbook of Thermal Engineering","article-title":"Conduction Heat Transfer","author":"Boehm","year":"2000"},{"key":"10.1016\/j.micpro.2017.03.001_bib0021","doi-asserted-by":"crossref","first-page":"219","DOI":"10.5194\/ars-11-219-2013","article-title":"Modeling of temperature scenarios in a multicore processor system","volume":"11","author":"Glocker","year":"2013","journal-title":"Adv. Radio Sci."},{"key":"10.1016\/j.micpro.2017.03.001_bib0022","doi-asserted-by":"crossref","DOI":"10.1155\/2012\/784945","article-title":"A systematic methodology for reliability improvements on SoC-based software defined radio systems","author":"Diamantopoulos","year":"2012","journal-title":"VLSI Design"},{"key":"10.1016\/j.micpro.2017.03.001_bib0023","series-title":"Proceedings of the Design Automation Conference (DAC)","first-page":"878","article-title":"Compact thermal modeling for temperature-aware design","author":"Huang","year":"2004"},{"key":"10.1016\/j.micpro.2017.03.001_bib0024","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1016\/j.sse.2011.06.025","article-title":"A method to analyze the impact of fast-recovering NBTI degradation on the stability of large-scale SRAM arrays","volume":"65","author":"Drapatz","year":"2011","journal-title":"Solid State Electron."},{"key":"10.1016\/j.micpro.2017.03.001_bib0025","doi-asserted-by":"crossref","first-page":"255","DOI":"10.5194\/ars-9-255-2011","article-title":"Countermeasures against NBTI degradation on 6t-SRAM cells","volume":"9","author":"Glocker","year":"2011","journal-title":"Adv. Radio Sci."},{"key":"10.1016\/j.micpro.2017.03.001_bib0026","series-title":"Reliability Physics Symposium (IRPS), 2010 IEEE International","first-page":"7","article-title":"The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress","author":"Reisinger","year":"2010"},{"key":"10.1016\/j.micpro.2017.03.001_bib0027","series-title":"Reliability Physics Symposium (IRPS), 2010 IEEE International","first-page":"16","article-title":"The time dependent defect spectroscopy (tdds) for the characterization of the bias temperature instability","author":"Grasser","year":"2010"},{"issue":"6\u20137","key":"10.1016\/j.micpro.2017.03.001_bib0028","doi-asserted-by":"crossref","first-page":"1083","DOI":"10.1016\/j.microrel.2013.12.002","article-title":"A compact model for NBTI degradation and recovery under use-profile variations and its application to aging analysis of digital integrated circuits","volume":"54","author":"Kleeberger","year":"2014","journal-title":"Microelectron. Reliab."},{"issue":"5","key":"10.1016\/j.micpro.2017.03.001_bib0029","doi-asserted-by":"crossref","first-page":"1056","DOI":"10.1109\/TED.2009.2015160","article-title":"Evidence that two tightly coupled mechanisms are responsible for negative bias temperature instability in oxynitride MOSFETs","volume":"56","author":"Grasser","year":"2009","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.micpro.2017.03.001_bib0030","series-title":"Electron Devices and Solid-State Circuits (EDSSC), 2015 IEEE International Conference on","first-page":"99","article-title":"Accurate description of temperature accelerated NBTI effect using the universal prediction model","author":"Sun","year":"2015"},{"issue":"8","key":"10.1016\/j.micpro.2017.03.001_bib0031","doi-asserted-by":"crossref","first-page":"1546","DOI":"10.1016\/j.microrel.2011.12.029","article-title":"Efficiently analyzing the impact of aging effects on large integrated circuits","volume":"52","author":"Lorenz","year":"2012","journal-title":"J. Microelectron. Rel."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933117301412?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933117301412?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2022,6,25]],"date-time":"2022-06-25T21:22:22Z","timestamp":1656192142000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933117301412"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":31,"alternative-id":["S0141933117301412"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2017.03.001","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2017,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2017.03.001","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}