乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:02:16Z","timestamp":1740114136192,"version":"3.37.3"},"reference-count":27,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[2014,6,1]],"date-time":"2014-06-01T00:00:00Z","timestamp":1401580800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1016\/j.micpro.2013.11.004","type":"journal-article","created":{"date-parts":[[2013,11,12]],"date-time":"2013-11-12T20:31:20Z","timestamp":1384288280000},"page":"316-324","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":4,"title":["Packet triggered prediction based task migration for network-on-chip"],"prefix":"10.1016","volume":"38","author":[{"given":"Tianzhou","family":"Chen","sequence":"first","affiliation":[]},{"given":"Weiwei","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Chao","family":"Wang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2013.11.004_b0005","doi-asserted-by":"crossref","unstructured":"W. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Design Automation Conference, 2001. Proceedings, 2001, pp. 684\u2013689, http:\/\/dx.doi.org\/10.1109\/DAC.2001.156225.","DOI":"10.1145\/378239.379048"},{"issue":"1","key":"10.1016\/j.micpro.2013.11.004_b0010","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new soc paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"Computer"},{"issue":"3","key":"10.1016\/j.micpro.2013.11.004_b0015","first-page":"23:1","article-title":"On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches","volume":"12","author":"Lee","year":"2008","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"10.1016\/j.micpro.2013.11.004_b0020","doi-asserted-by":"crossref","unstructured":"E. Carvalho, N. Calazans, F. Moraes, Congestion-aware task mapping in noc-based mpsocs with dynamic workload, in: IEEE Computer Society Annual Symposium on VLSI, 2007. ISVLSI \u201907, 2007, pp. 459\u2013460, http:\/\/dx.doi.org\/10.1109\/ISVLSI.2007.32.","DOI":"10.1109\/ISVLSI.2007.32"},{"key":"10.1016\/j.micpro.2013.11.004_b0025","doi-asserted-by":"crossref","unstructured":"T. Lei, S. Kumar, A two-step genetic algorithm for mapping task graphs to a network on chip architecture, in: Proceedings. Euromicro Symposium on Digital System Design, 2003, pp. 180\u2013187, http:\/\/dx.doi.org\/10.1109\/DSD.2003.1231923.","DOI":"10.1109\/DSD.2003.1231923"},{"key":"10.1016\/j.micpro.2013.11.004_b0030","series-title":"Proceedings of the Second International Symposium on High Performance Computing, ISHPC \u201999","first-page":"354","article-title":"Task migration in 2d wormhole-routed mesh multicomputers","author":"Chen","year":"1999"},{"issue":"9","key":"10.1016\/j.micpro.2013.11.004_b0035","doi-asserted-by":"crossref","first-page":"508","DOI":"10.1016\/j.parco.2008.03.009","article-title":"Design and performance evaluation of combined first-fit task allocation and migration strategies in mesh multiprocessor systems","volume":"34","author":"Goh","year":"2008","journal-title":"Parallel Computing"},{"key":"10.1016\/j.micpro.2013.11.004_b0040","doi-asserted-by":"crossref","unstructured":"J. Hu, R. Marculescu, Energy-aware mapping for tile-based noc architectures under performance constraints, in: Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific, 2003, pp. 233\u2013239, http:\/\/dx.doi.org\/10.1109\/ASPDAC.2003.1195022.","DOI":"10.1145\/1119772.1119818"},{"key":"10.1016\/j.micpro.2013.11.004_b0045","series-title":"Proceedings of the 2nd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS \u201904","first-page":"182","article-title":"Multi-objective mapping for mesh-based noc architectures","author":"Ascia","year":"2004"},{"issue":"4","key":"10.1016\/j.micpro.2013.11.004_b0050","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and performance-aware mapping for regular noc architectures","volume":"24","author":"Hu","year":"2005","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/j.micpro.2013.11.004_b0055","doi-asserted-by":"crossref","unstructured":"C.-L. Chou, R. Marculescu, Contention-aware application mapping for network-on-chip communication architectures, in: IEEE International Conference on Computer Design, 2008. ICCD 2008, pp. 164\u2013169, http:\/\/dx.doi.org\/10.1109\/ICCD.2008.4751856.","DOI":"10.1109\/ICCD.2008.4751856"},{"key":"10.1016\/j.micpro.2013.11.004_b0060","doi-asserted-by":"crossref","unstructured":"C.-L. Chou, R. Marculescu, User-aware dynamic task allocation in networks-on-chip, in: Design, Automation and Test in Europe, 2008. DATE \u201908, 2008, pp. 1232\u20131237, http:\/\/dx.doi.org\/10.1109\/DATE.2008.4484847.","DOI":"10.1145\/1403375.1403675"},{"key":"10.1016\/j.micpro.2013.11.004_b0065","doi-asserted-by":"crossref","unstructured":"C.-L. Chou, R. Marculescu, Incremental run-time application mapping for homogeneous nocs with multiple voltage levels, in: 2007 5th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), 2007, pp. 161\u2013166.","DOI":"10.1145\/1289816.1289857"},{"issue":"10","key":"10.1016\/j.micpro.2013.11.004_b0070","doi-asserted-by":"crossref","first-page":"1866","DOI":"10.1109\/TCAD.2008.2003301","article-title":"Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels","volume":"27","author":"Chou","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10.1016\/j.micpro.2013.11.004_b0075","doi-asserted-by":"crossref","unstructured":"S. Bertozzi, A. Acquaviva, D. Bertozzi, A. Poggiali, Supporting task migration in multi-processor systems-on-chip: a feasibility study, in: Proceedings of the conference on Design, automation and test in Europe: Proceedings, DATE \u201906, European Design and Automation Association, 3001 Leuven, Belgium, Belgium, 2006, pp. 15\u201320.","DOI":"10.1109\/DATE.2006.243952"},{"key":"10.1016\/j.micpro.2013.11.004_b0080","series-title":"Proceedings of the Conference on Design, Automation and Test in Europe, DATE \u201908","first-page":"1386","article-title":"Dynamic task allocation strategies in mpsoc for soft real-time applications","author":"Briao","year":"2008"},{"key":"10.1016\/j.micpro.2013.11.004_b0085","doi-asserted-by":"crossref","unstructured":"B. Goodarzi, H. Sarbazi-Azad, Task migration in mesh nocs over virtual point-to-point connections, in: 2011 19th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), 2011, pp. 463\u2013469, http:\/\/dx.doi.org\/10.1109\/PDP.2011.71.","DOI":"10.1109\/PDP.2011.71"},{"key":"10.1016\/j.micpro.2013.11.004_b0090","unstructured":"K.M. Katre, H. Ramaprasad, A. Sarkar, F. Mueller, Policies for migration of real-time tasks in embedded multi-core systems, in: Real-Time Systems Symposium, 2009, pp. 17\u201320."},{"key":"10.1016\/j.micpro.2013.11.004_b0095","series-title":"Proceedings of the 2009 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, LCTES \u201909","first-page":"80","article-title":"Push-assisted migration of real-time tasks in multi-core processors","author":"Sarkar","year":"2009"},{"key":"10.1016\/j.micpro.2013.11.004_b0100","doi-asserted-by":"crossref","unstructured":"D. Hardy, I. Puaut, Estimation of cache related migration delays for multi-core processors with shared instruction caches, in: L. George, M. Chetto, Mikael Sjodin (Eds.), 17th International Conference on Real-Time and Network Systems, Paris, France, 2009, pp. 45\u201354.","DOI":"10.1109\/RTSS.2009.34"},{"key":"10.1016\/j.micpro.2013.11.004_b0105","unstructured":"A. Bastoni, B. Brandenburg, J. Anderson, Cache-related preemption and migration delays: empirical approximation and impact on schedulability, in: Proc. of the 6th Int\u2019l Workshop on Operating Sys. Platforms for Embedded Real-Time Apps, 2010, pp. 33\u201344."},{"issue":"4","key":"10.1016\/j.micpro.2013.11.004_b0110","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MM.2006.82","article-title":"The m5 simulator: modeling networked systems","volume":"26","author":"Binkert","year":"2006","journal-title":"IEEE Micro"},{"key":"10.1016\/j.micpro.2013.11.004_b0115","series-title":"Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT \u201908","first-page":"72","article-title":"The parsec benchmark suite: characterization and architectural implications","author":"Bienia","year":"2008"},{"key":"10.1016\/j.micpro.2013.11.004_b0120","series-title":"Proceedings of the 7th International Conference on Parallel Processing and Applied Mathematics, PPAM\u201907","first-page":"971","article-title":"Parallel irregular computations with dynamic load balancing through global consistent state monitoring","author":"Borkowski","year":"2008"},{"year":"2003","series-title":"Principles and Practices of Interconnection Networks","author":"Dally","key":"10.1016\/j.micpro.2013.11.004_b0125"},{"key":"10.1016\/j.micpro.2013.11.004_b0130","doi-asserted-by":"crossref","first-page":"1C7","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/j.micpro.2013.11.004_b0135","doi-asserted-by":"crossref","unstructured":"K.K. Rangan, G.-Y. Wei, Brooks, Thread motion: fine-grained power management for multi-core systems, in: Proceedings of the International Symposium on Computer Architecture, 2009.","DOI":"10.1145\/1555754.1555793"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933113001622?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933113001622?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2022,11,16]],"date-time":"2022-11-16T11:35:31Z","timestamp":1668598531000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933113001622"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":27,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["S0141933113001622"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2013.11.004","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[2014,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Packet triggered prediction based task migration for network-on-chip","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2013.11.004","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}