乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T13:52:26Z","timestamp":1720187546658},"reference-count":17,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1016\/j.micpro.2013.04.006","type":"journal-article","created":{"date-parts":[[2013,5,17]],"date-time":"2013-05-17T03:16:59Z","timestamp":1368760619000},"page":"848-857","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"special_numbering":"PA","title":["Optimizing two-dimensional DMA transfers for scratchpad Based MPSoCs platforms"],"prefix":"10.1016","volume":"37","author":[{"given":"Selma","family":"Saidi","sequence":"first","affiliation":[]},{"given":"Pranav","family":"Tendulkar","sequence":"additional","affiliation":[]},{"given":"Thierry","family":"Lepley","sequence":"additional","affiliation":[]},{"given":"Oded","family":"Maler","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/j.micpro.2013.04.006_b0005","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1007\/s10766-007-0035-4","article-title":"The cell broadband engine: exploiting multiple levels of parallelism in a chip multiprocessor","volume":"35","author":"Gschwind","year":"2007","journal-title":"International Journal of Parallel Programming"},{"key":"10.1016\/j.micpro.2013.04.006_b0010","series-title":"DAC","first-page":"1137","article-title":"Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications","author":"Melpignano","year":"2012"},{"issue":"5","key":"10.1016\/j.micpro.2013.04.006_b0015","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/JPROC.2008.917757","article-title":"Gpu computing","volume":"96","author":"Owens","year":"2008","journal-title":"Proceedings of the IEEE"},{"key":"10.1016\/j.micpro.2013.04.006_b0020","series-title":"Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing","article-title":"Sequoia: programming the memory hierarchy","author":"Fatahalian","year":"2006"},{"issue":"12","key":"10.1016\/j.micpro.2013.04.006_b0025","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MC.2009.407","article-title":"Programming multiprocessors with explicitly managed memory hierarchies","volume":"42","author":"Schneider","year":"2009","journal-title":"Computer"},{"key":"10.1016\/j.micpro.2013.04.006_b0030","doi-asserted-by":"crossref","unstructured":"S. Schneider, J.-S. Yeom, B. Rose, J.C. Linford, A. Sandu, D.S. Nikolopoulos, A comparison of programming models for multiprocessors with explicitly managed memory hierarchies, in: PPOPP, 2009, pp. 131\u2013140.","DOI":"10.1145\/1594835.1504197"},{"key":"10.1016\/j.micpro.2013.04.006_b0035","series-title":"Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing, SC \u201906","article-title":"Quantifying the potential benefit of overlapping communication and computation in large-scale scientific applications","author":"Sancho","year":"2006"},{"key":"10.1016\/j.micpro.2013.04.006_b0040","doi-asserted-by":"crossref","unstructured":"J. Sancho, D. Kerbyson, Analysis of double buffering on two different multicore architectures: Quad-core Opteron and the Cell-BE, in: IPDPS 2008. IEEE International Symposium on Parallel and Distributed Processing, IEEE, 2008, pp. 1\u201312.","DOI":"10.1109\/IPDPS.2008.4536316"},{"issue":"4","key":"10.1016\/j.micpro.2013.04.006_b0045","first-page":"37:1","article-title":"Optimizing explicit data transfers for data parallel applications on the cell architecture","volume":"8","author":"Saidi","year":"2012","journal-title":"ACM Transactions on Architecture Code Optimizer"},{"key":"10.1016\/j.micpro.2013.04.006_b0050","doi-asserted-by":"crossref","first-page":"943","DOI":"10.1109\/71.466632","article-title":"Automatic partitioning of parallel loops and data arrays for distributed shared memory multiprocessors","volume":"6","author":"Agarwal","year":"1995","journal-title":"IEEE Transactions on Parallel Distributed Systems"},{"issue":"1","key":"10.1016\/j.micpro.2013.04.006_b0055","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1016\/0167-8191(94)00068-L","article-title":"Parallel image processing applications on a network of workstations","volume":"21","author":"kin Lee","year":"1995","journal-title":"Parallel Computing"},{"key":"10.1016\/j.micpro.2013.04.006_b0060","unstructured":"T. Altilar, Y. Paker, Minimum overhead data partitioning algorithms for parallel video processing, in: Proceedings Domain Decomposition Methods Conference, 2001, pp. 25125\u201325128."},{"key":"10.1016\/j.micpro.2013.04.006_b0065","unstructured":"IBM, Cell SDK 3.1. ."},{"key":"10.1016\/j.micpro.2013.04.006_b0070","unstructured":"IBM, Cell Simulator, June 2009. ."},{"issue":"3","key":"10.1016\/j.micpro.2013.04.006_b0075","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MM.2006.49","article-title":"Cell multiprocessor communication network: built for speed","volume":"26","author":"Kistler","year":"2006","journal-title":"Micro, IEEE"},{"key":"10.1016\/j.micpro.2013.04.006_b0080","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1147\/rd.494.0589","article-title":"Introduction to the cell multiprocessor","volume":"49","author":"Kahle","year":"2005","journal-title":"IBM Journal of Research and Development"},{"key":"10.1016\/j.micpro.2013.04.006_b0085","doi-asserted-by":"crossref","unstructured":"H. Kopetz, G. Bauer, The time-triggered architecture, in: Proceedings of the IEEE, 2003, pp. 112\u2013126.","DOI":"10.1109\/JPROC.2002.805821"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933113000549?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933113000549?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,7,13]],"date-time":"2019-07-13T18:31:46Z","timestamp":1563042706000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933113000549"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":17,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2013,11]]}},"alternative-id":["S0141933113000549"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2013.04.006","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2013,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Optimizing two-dimensional DMA transfers for scratchpad Based MPSoCs platforms","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2013.04.006","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2013 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}