乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,19]],"date-time":"2024-08-19T15:07:32Z","timestamp":1724080052834},"reference-count":22,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1016\/j.micpro.2012.12.003","type":"journal-article","created":{"date-parts":[[2013,1,3]],"date-time":"2013-01-03T18:17:46Z","timestamp":1357237066000},"page":"299-312","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":35,"title":["Deriving an NCD file from an FPGA bitstream: Methodology, architecture and evaluation"],"prefix":"10.1016","volume":"37","author":[{"given":"Zheng","family":"Ding","sequence":"first","affiliation":[]},{"given":"Qiang","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yizhong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Linjie","family":"Zhu","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.micpro.2012.12.003_b0005","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","article-title":"Reconfigurable computing: a survey of systems and software","volume":"34","author":"Compton","year":"2002","journal-title":"ACM Computing Surveys"},{"key":"10.1016\/j.micpro.2012.12.003_b0010","unstructured":"S. Donthi, R.L. Haggard, A survey of dynamically reconfigurable fpga devices, in: Proceedings of the 35th Southeastern Symposium on System Theory, 2003, pp. 422\u2013426."},{"issue":"2","key":"10.1016\/j.micpro.2012.12.003_b0015","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1049\/ip-cdt:20045086","article-title":"Reconfigurable computing: architectures and design methods","volume":"152","author":"Todman","year":"2005","journal-title":"IEE Proceedings \u2013 Computers and Digital Techniques"},{"key":"10.1016\/j.micpro.2012.12.003_b0020","series-title":"Proceedings of the 2003 NASA\/DoD Conference on Evolvable Hardware","first-page":"145","article-title":"Towards evolvable ip cores for fpgas","author":"Sekanina","year":"2003"},{"issue":"11","key":"10.1016\/j.micpro.2012.12.003_b0025","doi-asserted-by":"crossref","first-page":"1393","DOI":"10.1109\/TC.2004.99","article-title":"Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks","volume":"53","author":"Steiger","year":"2004","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.micpro.2012.12.003_b0030","doi-asserted-by":"crossref","unstructured":"M. Huebner, T. Becker, J. Becker, Real-time lut-based network topologies for dynamic and partial fpga self-reconfiguration, in: 17th Symposium on Integrated Circuits and Systems Design, 2004 (SBCCI 2004), 2004, pp. 28\u201332.","DOI":"10.1109\/SBCCI.2004.240972"},{"issue":"4","key":"10.1016\/j.micpro.2012.12.003_b0035","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1007\/s10710-005-3718-x","article-title":"Evolvable components \u2013 from theory to hardware implementations","volume":"6","author":"Sekanina","year":"2005","journal-title":"Genetic Programming and Evolvable Machines"},{"key":"10.1016\/j.micpro.2012.12.003_b0040","first-page":"62","article-title":"Fpga analysis tool: high-level flows for low-level design analysis in reconfigurable computing reconfigurable computing: architectures, tools and applications","volume":"vol. 5453","author":"Kepa","year":"2009"},{"key":"10.1016\/j.micpro.2012.12.003_b0045","series-title":"Proceedings of the 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays","article-title":"From the bitstream to the netlist","author":"Note","year":"2008"},{"key":"10.1016\/j.micpro.2012.12.003_b0050","unstructured":"Xilinx, Jbits 3.0 sdk for virtex-ii. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0055","unstructured":"Xilinx, Fpga editor guide, 1999. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0060","series-title":"Proceedings of the 18th ACM Conference on Computer and Communications Security","first-page":"111","article-title":"On the vulnerability of fpga bitstream encryption against power analysis attacks: extracting keys from xilinx virtex-ii fpgas","author":"Moradi","year":"2011"},{"key":"10.1016\/j.micpro.2012.12.003_b0065","unstructured":"A. Moradi, M. Kasper, C. Paar, On the portability of side-channel attacks, 2011. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0070","unstructured":"A. Telikepalli, Is your fpga design secure? 2003. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0075","unstructured":"S. Drimer, Volatile fpga design security \u2013 a survey, 2008. ."},{"issue":"3","key":"10.1016\/j.micpro.2012.12.003_b0080","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1145\/1015047.1015052","article-title":"Security on fpgas: state-of-the-art implementations and attacks","volume":"3","author":"Wollinger","year":"2004","journal-title":"ACM Transactions on Embedded Computer Systems"},{"issue":"1","key":"10.1016\/j.micpro.2012.12.003_b0085","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1109\/5326.740672","article-title":"Promises and challenges of evolvable hardware","volume":"29","author":"Yao","year":"1999","journal-title":"IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews"},{"key":"10.1016\/j.micpro.2012.12.003_b0090","unstructured":"C. Hu, Solving today\u2019s design security concerns, 2010. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0095","unstructured":"Xilinx, Xilinx design language, in: ISE 6.1, 2000. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0100","unstructured":"Xilinx, Virtex series configuration architecture user guide, 2004. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0105","unstructured":"Xilinx, Status and control semaphore registers using partial reconfiguration, 1999. ."},{"key":"10.1016\/j.micpro.2012.12.003_b0110","series-title":"Network Security: Private Communication in a Public World","author":"Kaufman","year":"2002"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933112001949?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933112001949?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2021,5,13]],"date-time":"2021-05-13T16:23:35Z","timestamp":1620923015000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933112001949"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,5]]}},"alternative-id":["S0141933112001949"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2012.12.003","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2013,5]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Deriving an NCD file from an FPGA bitstream: Methodology, architecture and evaluation","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2012.12.003","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Crown copyright \u00a9 2013 Published by Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}