{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,8]],"date-time":"2024-07-08T10:30:21Z","timestamp":1720434621176},"reference-count":39,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"funder":[{"DOI":"10.13039\/100013735","name":"Kentucky Science and Engineering Foundation","doi-asserted-by":"crossref","award":["KSEF-3526-RDE-019"],"id":[{"id":"10.13039\/100013735","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1016\/j.mejo.2017.06.011","type":"journal-article","created":{"date-parts":[[2017,7,13]],"date-time":"2017-07-13T20:18:11Z","timestamp":1499977091000},"page":"1-9","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":18,"special_numbering":"C","title":["Energy-efficient magnetic 4-2 compressor"],"prefix":"10.1016","volume":"67","author":[{"given":"Himanshu","family":"Thapliyal","sequence":"first","affiliation":[]},{"given":"Azhar","family":"Mohammad","sequence":"additional","affiliation":[]},{"given":"S. Dinesh","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Fazel","family":"Sharifi","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.mejo.2017.06.011_bib1","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/82.486455","article-title":"Area-efficient multipliers for digital signal processing applications","volume":"43","author":"Kidambi","year":"1996","journal-title":"IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process."},{"issue":"4","key":"10.1016\/j.mejo.2017.06.011_bib2","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/92.335009","article-title":"Low-power digital systems based on adiabatic-switching principles","volume":"2","author":"Athas","year":"1994","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2017.06.011_bib3","series-title":"Power Aware Design Methodologies","author":"Pedram","year":"2002"},{"key":"10.1016\/j.mejo.2017.06.011_bib4","doi-asserted-by":"crossref","unstructured":"Yue Zhang, Weisheng Zhao, Jacques-Olivier Klein, Wang Kang, Damien Querlioz, Youguang Zhang, Dafin\u00e9 Ravelosona, Claude Chappert, Spintronics for low-power computing. In Design, Automation and Test in Europe Conference and Exhibition (DATE), IEEE, 2014, pp. 1\u20136.","DOI":"10.7873\/DATE.2014.316"},{"issue":"4","key":"10.1016\/j.mejo.2017.06.011_bib5","doi-asserted-by":"crossref","first-page":"443","DOI":"10.1109\/TNANO.2004.834177","article-title":"A method of majority logic reduction for quantum cellular automata","volume":"3","author":"Zhang","year":"2004","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"6","key":"10.1016\/j.mejo.2017.06.011_bib6","doi-asserted-by":"crossref","first-page":"1439","DOI":"10.1109\/TNANO.2011.2168236","article-title":"Hybrid cmos and cnfet power gating in ultralow voltage design","volume":"10","author":"Kim","year":"2011","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"9","key":"10.1016\/j.mejo.2017.06.011_bib7","doi-asserted-by":"crossref","first-page":"4982","DOI":"10.1109\/TMAG.2013.2245911","article-title":"Low power magnetic full-adder based on spin transfer torque mram","volume":"49","author":"Deng","year":"2013","journal-title":"IEEE Trans. Magn."},{"issue":"6","key":"10.1016\/j.mejo.2017.06.011_bib8","doi-asserted-by":"crossref","first-page":"669","DOI":"10.1109\/TNANO.2005.858609","article-title":"On single-electron technology full adders","volume":"4","author":"Sulieman","year":"2005","journal-title":"IEEE Trans. Nanotechnol."},{"key":"10.1016\/j.mejo.2017.06.011_bib9","doi-asserted-by":"crossref","unstructured":"Jongyeon Kim, Ayan Paul, Paul A. Crowell, Steven J. Koester, Sachin S. Sapatnekar, Jian-Ping Wang, Chris H. Kim, Spin-based computing: device concepts, current status, and a case study on a high-performance microprocessor, in: Proceedings of the IEEE, 2015, 103, 1, pp. 106\u2013130.","DOI":"10.1109\/JPROC.2014.2361767"},{"issue":"8","key":"10.1016\/j.mejo.2017.06.011_bib10","doi-asserted-by":"crossref","first-page":"719","DOI":"10.1109\/T-C.1969.222754","article-title":"Cellular logic-in-memory arrays","volume":"100","author":"Kautz","year":"1969","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/j.mejo.2017.06.011_bib11","doi-asserted-by":"crossref","first-page":"091301","DOI":"10.1143\/APEX.1.091301","article-title":"Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions","volume":"1","author":"Matsunaga","year":"2008","journal-title":"Appl. Phys. Express"},{"key":"10.1016\/j.mejo.2017.06.011_bib12","doi-asserted-by":"crossref","unstructured":"Takahiro Hanyu, Challenge of mtj\/mos-hybrid logic-in-memory architecture for nonvolatile vlsi processor. In Circuits and Systems (ISCAS), 2013 IEEE International Symposium on,\u00a0IEEE, 2013, pp. 117\u2013120.","DOI":"10.1109\/ISCAS.2013.6571796"},{"issue":"2","key":"10.1016\/j.mejo.2017.06.011_bib13","first-page":"16","article-title":"Spintronics: emerging ultra-low-power circuits and systems beyond mos technology","volume":"12","author":"Kang","year":"2015","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"key":"10.1016\/j.mejo.2017.06.011_bib14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/LMAG.2016.2604205","article-title":"High-speed, low-power, magnetic non-volatile flip-flop with voltage-controlled, magnetic anisotropy assistance","volume":"7","author":"Kang","year":"2016","journal-title":"IEEE Magn. Lett."},{"issue":"1","key":"10.1016\/j.mejo.2017.06.011_bib15","first-page":"148","article-title":"Low store power high-speed high-density nonvolatile sram design with spin hall effect-driven magnetic tunnel junctions","volume":"16","author":"Kang","year":"2017","journal-title":"IEEE Trans. Nanotechnol."},{"key":"10.1016\/j.mejo.2017.06.011_bib16","doi-asserted-by":"crossref","unstructured":"Guillaume Prenat, Mourad El Baraji, Wei Guo, Ricardo Sousa, Virgile Javerliac, Jean-Pierre Nozieres, Weisheng Zhao, Eric Belhaire, Cmos\/magnetic hybrid architectures. In Electronics, Circuits and Systems, 2007. ICECS 2007. Proceedings of the 14th IEEE International Conference on,\u00a0IEEE, 2007, pp. 190\u2013193.","DOI":"10.1109\/ICECS.2007.4510962"},{"issue":"6","key":"10.1016\/j.mejo.2017.06.011_bib17","doi-asserted-by":"crossref","first-page":"360","DOI":"10.1109\/LED.2005.848129","article-title":"A spintronics full adder for magnetic cpu","volume":"26","author":"Meng","year":"2005","journal-title":"IEEE Electron Device Lett."},{"issue":"8","key":"10.1016\/j.mejo.2017.06.011_bib18","doi-asserted-by":"crossref","first-page":"2244","DOI":"10.1109\/JSSC.2009.2023192","article-title":"Nonvolatile magnetic flip-flop for standby-power-free socs","volume":"44","author":"Sakimura","year":"2009","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"10.1016\/j.mejo.2017.06.011_bib19","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/TCSII.2016.2532099","article-title":"Scalable adaptive spintronic reconfigurable logic using area-matched mtj design","volume":"63","author":"Zand","year":"2016","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"3","key":"10.1016\/j.mejo.2017.06.011_bib20","doi-asserted-by":"crossref","first-page":"819","DOI":"10.1109\/TED.2011.2178416","article-title":"Compact modeling of perpendicular-anisotropy cofeb\/mgo magnetic tunnel junctions","volume":"59","author":"Zhang","year":"2012","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.mejo.2017.06.011_bib21","unstructured":"Xuanyao Fong, Sri Harsha Choday, Panagopoulos Georgios, Charles Augustine, Kaushik Roy, Spice Models for Magnetic Tunnel Junctions Based on Monodomain Approximation. 2013."},{"key":"10.1016\/j.mejo.2017.06.011_bib22","doi-asserted-by":"crossref","unstructured":"Jongyeon Kim, An Chen, Behtash Behin-Aein, Saurabh Kumar, Jian-Ping Wang, Chris H. Kim, A technology-agnostic mtj spice model with user-defined dimensions for stt-mram scalability studies. In Custom Integrated Circuits Conference (CICC),\u00a0IEEE,\u00a02015, pp. 1\u20134.","DOI":"10.1109\/CICC.2015.7338407"},{"issue":"16","key":"10.1016\/j.mejo.2017.06.011_bib23","doi-asserted-by":"crossref","first-page":"3273","DOI":"10.1103\/PhysRevLett.74.3273","article-title":"Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions","volume":"74","author":"Subbaiah Moodera","year":"1995","journal-title":"Phys. Rev. Lett."},{"issue":"08","key":"10.1016\/j.mejo.2017.06.011_bib24","doi-asserted-by":"crossref","first-page":"696","DOI":"10.1557\/mrs.2014.166","article-title":"Computing with spins and magnets","volume":"39","author":"Behin-Aein","year":"2014","journal-title":"MRS Bull."},{"key":"10.1016\/j.mejo.2017.06.011_bib25","unstructured":"M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, et al. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram. In Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International,\u00a0IEEE, 2005, pp. 459\u2013462."},{"key":"10.1016\/j.mejo.2017.06.011_bib26","unstructured":"O. Redon, M. Kerekes, R. Sousa, L. Prejbeanu, H. Sibuet, F. Ponthennier, A. Persico, J.P. Nozi\u00e8res, Thermo assisted mram for low power applications, in: Proceedings of the 1st International Conference on Memory Technology and Design (ICMTD05),\u00a02005. pp. 113\u2013114."},{"key":"10.1016\/j.mejo.2017.06.011_bib27","doi-asserted-by":"crossref","unstructured":"Takayuki Kawahara, Riichiro Takemura, Katsuya Miura, Jun Hayakawa, Shoji Ikeda, Y. Lee, Ryutaro Sasaki, Yasushi Goto, Kenchi Ito, Toshiyasu Meguro, et al. 2mb spin-transfer torque ram (spram) with bit-by-bit bidirectional current write and parallelizing-direction current read. In Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, IEEE, 2007, pp. 480\u2013617.","DOI":"10.1109\/ISSCC.2007.373503"},{"key":"10.1016\/j.mejo.2017.06.011_bib28","doi-asserted-by":"crossref","unstructured":"C.J. Lin, S.H. Kang, Y.J. Wang, K. Lee, X. Zhu, W.C. Chen, X. Li, W.N. Hsu, Y.C. Kao, M.T. Liu, et al. 45nm low power cmos logic compatible embedded stt mram utilizing a reverse-connection 1t\/1mtj cell. In Electron Devices Meeting (IEDM), 2009 IEEE International, IEEE, 2009, pp. 1\u20134.","DOI":"10.1109\/IEDM.2009.5424368"},{"issue":"9","key":"10.1016\/j.mejo.2017.06.011_bib29","doi-asserted-by":"crossref","first-page":"721","DOI":"10.1038\/nmat2804","article-title":"A perpendicular-anisotropy cofeb-mgo magnetic tunnel junction","volume":"9","author":"Ikeda","year":"2010","journal-title":"Nat. Mater."},{"issue":"11","key":"10.1016\/j.mejo.2017.06.011_bib30","doi-asserted-by":"crossref","first-page":"4611","DOI":"10.1109\/TMAG.2011.2150238","article-title":"A high-reliability, low-power magnetic full adder","volume":"47","author":"Gang","year":"2011","journal-title":"IEEE Trans. Magn."},{"issue":"2","key":"10.1016\/j.mejo.2017.06.011_bib31","first-page":"14","article-title":"Spin transfer torque (stt)-mram-based runtime reconfiguration fpga circuit","volume":"9","author":"Zhao","year":"2009","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"10.1016\/j.mejo.2017.06.011_bib32","doi-asserted-by":"crossref","unstructured":"Chip-Hong Chang, Jiangmin Gu, Mingyan Zhang, Ultra low-voltage low-power cmos 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 2004, 51, 10, pp. 1985\u20131997.","DOI":"10.1109\/TCSI.2004.835683"},{"key":"10.1016\/j.mejo.2017.06.011_bib33","doi-asserted-by":"crossref","unstructured":"Kaushik Roy, Saibal Mukhopadhyay, Hamid Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits. Proceedings of the IEEE, 2003, 91, 2, pp. 305\u2013327.","DOI":"10.1109\/JPROC.2002.808156"},{"key":"10.1016\/j.mejo.2017.06.011_bib34","doi-asserted-by":"crossref","unstructured":"Sheng Lin, Yong-Bin Kim, Fabrizio Lombardi. A novel cntfet-based ternary logic gate design. In Circuits and Systems, 2009. MWSCAS\u201909, in: Proceedings of the 52nd IEEE International Midwest Symposium on,\u00a0IEEE, 2009, pp. 435\u2013438.","DOI":"10.1109\/MWSCAS.2009.5236063"},{"issue":"1","key":"10.1016\/j.mejo.2017.06.011_bib35","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TNANO.2002.1005429","article-title":"Single-walled carbon nanotube electronics","volume":"99","author":"McEuen","year":"2002","journal-title":"IEEE Trans. Nanotechnol."},{"key":"10.1016\/j.mejo.2017.06.011_bib36","unstructured":"Fazel Sharifi, Atiyeh Panahi, Mohammad Hossein Moaiyeri, Keivan Navi, High performance cnfet-based ternary full adders. arXiv: preprint arXiv:1701.00307, 2017."},{"key":"10.1016\/j.mejo.2017.06.011_bib37","doi-asserted-by":"crossref","unstructured":"Majid Amini Valashani, Sattar Mirzakuchaki, A novel fast, low-power and high-performance xor-xnor cell. In Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, IEEE, 2016, pp. 694\u2013697.","DOI":"10.1109\/ISCAS.2016.7527335"},{"key":"10.1016\/j.mejo.2017.06.011_bib38","unstructured":"Jie Deng, Device modeling and circuit performance evaluation fornanoscale devices: silicon technology beyond 45nm node and carbonnanotube field effect transistors. PhD thesis, Stanford University, 2007."},{"issue":"6","key":"10.1016\/j.mejo.2017.06.011_bib39","first-page":"1","article-title":"Separated precharge sensing amplifier for deep submicrometer mtj\/cmos hybrid logic circuits","volume":"50","author":"Kang","year":"2014","journal-title":"IEEE Trans. Magn."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269216307303?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269216307303?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,5,18]],"date-time":"2020-05-18T02:26:01Z","timestamp":1589768761000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269216307303"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":39,"alternative-id":["S0026269216307303"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2017.06.011","relation":{},"ISSN":["0026-2692"],"issn-type":[{"value":"0026-2692","type":"print"}],"subject":[],"published":{"date-parts":[[2017,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Energy-efficient magnetic 4-2 compressor","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2017.06.011","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}]}}