{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:47:27Z","timestamp":1725439647676},"reference-count":45,"publisher":"Elsevier BV","issue":"6","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1016\/j.mejo.2015.03.004","type":"journal-article","created":{"date-parts":[[2015,4,11]],"date-time":"2015-04-11T03:53:25Z","timestamp":1428724405000},"page":"422-430","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":17,"title":["A zero charge-pump mismatch current tracking loop for reference spur reduction in PLLs"],"prefix":"10.1016","volume":"46","author":[{"given":"R.R.","family":"Manikandan","sequence":"first","affiliation":[]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2015.03.004_bib1","doi-asserted-by":"crossref","first-page":"1849","DOI":"10.1109\/TCOM.1980.1094619","article-title":"Charge-pump phase-lock loops","volume":"28","author":"Gardner","year":"1980","journal-title":"IEEE Trans. Commun."},{"key":"10.1016\/j.mejo.2015.03.004_bib2","unstructured":"B. Razavi, Challenges in the design of frequency synthesizers for wireless applications, in: Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, 1997, pp. 395\u2013402."},{"key":"10.1016\/j.mejo.2015.03.004_bib3","first-page":"525","article-title":"A leakage-compensated PLL in 65-nm CMOS technology","volume":"56","author":"Hung","year":"2009","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib4","doi-asserted-by":"crossref","unstructured":"I.-T. Lee, Y.-T. Tsai, S.-I. Liu, A leakage-current-recycling phase-locked loop in 65nm cmos technology, in: 2011 IEEE Asian Solid State Circuits Conference (A-SSCC), pp. 137\u2013140.","DOI":"10.1109\/ASSCC.2011.6123621"},{"key":"10.1016\/j.mejo.2015.03.004_bib5","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/LMWC.2013.2279113","article-title":"A 0.18-\u03bcm CMOS dual-band frequency synthesizer with spur reduction calibration","volume":"23","author":"Chen","year":"2013","journal-title":"IEEE Microw. Wirel. Components Lett."},{"key":"10.1016\/j.mejo.2015.03.004_bib6","first-page":"1022","article-title":"Gain-boosting charge pump for current matching in phase-locked loop","volume":"53","author":"Choi","year":"2006","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib7","unstructured":"W. Rhee, Design of high-performance cmos charge pumps in phase-locked loops, in: Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999. ISCAS\u05f399, vol. 2, pp. 545\u2013548."},{"key":"10.1016\/j.mejo.2015.03.004_bib8","first-page":"822","article-title":"A calibrated phase\/frequency detector for reference spur reduction in charge-pump PLLs","volume":"53","author":"Charles","year":"2006","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib9","unstructured":"A. Kral, F. Behbahani, A. Abidi, RF-CMOS oscillators with switched tuning, in: Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998, pp. 555\u2013558."},{"key":"10.1016\/j.mejo.2015.03.004_bib10","doi-asserted-by":"crossref","first-page":"1978","DOI":"10.1109\/TMTT.2009.2025432","article-title":"A 5-GHz CMOS type-II PLL with low kVCO and extended fine-tuning range","volume":"57","author":"Bruss","year":"2009","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"10.1016\/j.mejo.2015.03.004_bib11","doi-asserted-by":"crossref","first-page":"1767","DOI":"10.1109\/JSSC.2003.817601","article-title":"An integrated CMOS RF synthesizer for 802.11a wireless LAN","volume":"38","author":"Herzel","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib12","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1109\/TCSI.2005.858322","article-title":"A spur-reduction technique for a 5-GHz frequency synthesizer","volume":"53","author":"Kuo","year":"2006","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"key":"10.1016\/j.mejo.2015.03.004_bib13","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1049\/el.2010.3553","article-title":"Dual-mode VCO gain topology for reducing in-band noise and reference spur of PLL in 65nm CMOS","volume":"46","author":"Cho","year":"2010","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2015.03.004_bib14","unstructured":"T.-C. Lee, W.-L. Lee, A spur suppression technique for phase-locked frequency synthesizers, in: IEEE International Solid-State Circuits Conference, 2006 (ISSCC 2006), Digest of Technical Papers, pp. 2432\u20132441."},{"key":"10.1016\/j.mejo.2015.03.004_bib15","first-page":"653","article-title":"Spur-suppression techniques for frequency synthesizers","volume":"54","author":"Liang","year":"2007","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib16","doi-asserted-by":"crossref","first-page":"969","DOI":"10.1109\/TVLSI.2011.2129602","article-title":"A spur suppression technique using an edge-interpolator for a charge-pump PLL","volume":"20","author":"Choi","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.mejo.2015.03.004_bib17","doi-asserted-by":"crossref","first-page":"1483","DOI":"10.1109\/TCSI.2011.2157749","article-title":"On pulse position modulation and its application to PLLs for spur reduction","volume":"58","author":"Thambidurai","year":"2011","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"key":"10.1016\/j.mejo.2015.03.004_bib18","unstructured":"H. Huh, Y. Koo, K.-Y. Lee, Y. Ok, S. Lee, D. Kwon, J. Lee, J. Park, K. Lee, D.-K. Jeong, W. Kim, A cmos dual-band fractional-n synthesizer with reference doubler and compensated charge pump, in: 2004 IEEE International Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC, vol. 1, pp. 100\u2013516."},{"key":"10.1016\/j.mejo.2015.03.004_bib19","doi-asserted-by":"crossref","first-page":"390","DOI":"10.1109\/JSSC.2007.914283","article-title":"A digital calibration technique for charge pumps in phase-locked systems","volume":"43","author":"Liang","year":"2008","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib20","doi-asserted-by":"crossref","first-page":"1907","DOI":"10.1049\/el:20001358","article-title":"Charge pump with perfect current matching characteristics in phase-locked loops","volume":"36","author":"Lee","year":"2000","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2015.03.004_bib21","doi-asserted-by":"crossref","first-page":"2967","DOI":"10.1109\/JSSC.2008.2006225","article-title":"Low-spur, low-phase-noise clock multiplier based on a combination of PLL and recirculating DLL with dual-pulse ring oscillator and self-correcting charge pump","volume":"43","author":"Gierkink","year":"2008","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib22","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1049\/el:20092727","article-title":"Reduction of pump current mismatch in charge-pump PLL","volume":"45","author":"Hwang","year":"2009","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2015.03.004_bib23","doi-asserted-by":"crossref","first-page":"1082","DOI":"10.1016\/j.mejo.2011.06.007","article-title":"A 1V CMOS programmable accurate charge pump with wide output voltage range","volume":"42","author":"Tsitouras","year":"2011","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2015.03.004_bib24","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1016\/j.mejo.2013.05.005","article-title":"A high o\/p resistance, wide swing and perfect current matching charge pump having switching circuit for PLL","volume":"44","author":"Hati","year":"2013","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2015.03.004_bib25","doi-asserted-by":"crossref","first-page":"1026","DOI":"10.1016\/j.mejo.2009.03.001","article-title":"A very-high output impedance charge pump for low-voltage low-power PLLs","volume":"40","author":"Tanguay","year":"2009","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2015.03.004_bib26","doi-asserted-by":"crossref","first-page":"1296","DOI":"10.1016\/j.mejo.2013.08.019","article-title":"Reduction of current mismatching in the switches-in-source CMOS charge pump","volume":"44","author":"Shiau","year":"2013","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2015.03.004_bib27","doi-asserted-by":"crossref","first-page":"2373","DOI":"10.1109\/JSSC.2005.856280","article-title":"0.5-V analog circuit techniques and their application in OTA and filter design","volume":"40","author":"Chatterjee","year":"2005","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib28","first-page":"339","article-title":"Designing an ultralow-voltage phase-locked loop using a bulk-driven technique","volume":"56","author":"Lo","year":"2009","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib29","first-page":"319","article-title":"A 0.4-V, 90 350-MHz PLL with an active loop-filter charge pump","volume":"61","author":"Moon","year":"2014","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib30","doi-asserted-by":"crossref","first-page":"1026","DOI":"10.1016\/j.mejo.2014.05.001","article-title":"On the use of body biasing to improve linearity in low LO-power CMOS active mixers","volume":"45","author":"Rashtian","year":"2014","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2015.03.004_bib31","doi-asserted-by":"crossref","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","article-title":"Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage","volume":"37","author":"Tschanz","year":"2002","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib32","doi-asserted-by":"crossref","first-page":"1838","DOI":"10.1109\/JSSC.2003.818291","article-title":"Dynamic sleep transistor and body bias for active leakage power control of microprocessors","volume":"38","author":"Tschanz","year":"2003","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib33","doi-asserted-by":"crossref","first-page":"2338","DOI":"10.1109\/JSSC.2007.906183","article-title":"A 2.5GHz all-digital delay-locked loop in 0.13\u03bcm CMOS technology","volume":"42","author":"Yang","year":"2007","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib34","doi-asserted-by":"crossref","first-page":"1128","DOI":"10.1109\/4.859501","article-title":"Clock-deskew buffer using a SAR-controlled delay-locked loop","volume":"35","author":"Dehng","year":"2000","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib35","doi-asserted-by":"crossref","first-page":"1736","DOI":"10.1109\/TCSI.2011.2107214","article-title":"Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs","volume":"58","author":"Saberi","year":"2011","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"key":"10.1016\/j.mejo.2015.03.004_bib36","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1049\/el.2010.3553","article-title":"Dual-mode VCO gain topology for reducing in-band noise and reference spur of PLL in 65nm CMOS","volume":"46","author":"Cho","year":"2010","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2015.03.004_bib37","doi-asserted-by":"crossref","first-page":"1560","DOI":"10.1109\/4.340431","article-title":"A 6GHz 68mW BiCMOS phase-locked loop","volume":"29","author":"Razavi","year":"1994","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib38","doi-asserted-by":"crossref","first-page":"1996","DOI":"10.1109\/4.890315","article-title":"A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications","volume":"35","author":"Chien","year":"2000","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib39","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/JSSC.2004.825248","article-title":"A multiply-by-3 coupled-ring oscillator for low-power frequency synthesis","volume":"39","author":"Verma","year":"2004","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib40","doi-asserted-by":"crossref","unstructured":"J. Pandey, S. Kudva, B. Amrutur, A low power frequency multiplication technique for zigbee transceiver, in: 20th International Conference on VLSI Design, 2007. Held jointly with the Sixth International Conference on Embedded Systems, pp. 150\u2013155.","DOI":"10.1109\/VLSID.2007.13"},{"key":"10.1016\/j.mejo.2015.03.004_bib41","first-page":"1","article-title":"A digital frequency multiplication technique for energy efficient transmitters","author":"Manikandan","year":"2014","journal-title":"IEEE Very Large Scale Integr. Syst."},{"key":"10.1016\/j.mejo.2015.03.004_bib42","doi-asserted-by":"crossref","first-page":"2547","DOI":"10.1109\/JSSC.2005.857422","article-title":"A 17-mW 0.66-mm2 direct-conversion receiver for 1-Mb\/s cable replacement","volume":"40","author":"Verma","year":"2005","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2015.03.004_bib43","first-page":"142","article-title":"A phase-locked loop with self-calibrated charge pumps in 3-\u03bcm LTPS-TFT technology","volume":"56","author":"Lin","year":"2009","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib44","first-page":"852","article-title":"Experimental study on substrate noise effects of a pulsed clocking scheme on PLL performance","volume":"60","author":"Manikandan","year":"2013","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2015.03.004_bib45","first-page":"946","article-title":"A programmable edge-combining DLL with a current-splitting charge pump for spur suppression","volume":"57","author":"Liao","year":"2010","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269215000634?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269215000634?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T17:02:39Z","timestamp":1720112559000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269215000634"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":45,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2015,6]]}},"alternative-id":["S0026269215000634"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2015.03.004","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2015,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A zero charge-pump mismatch current tracking loop for reference spur reduction in PLLs","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2015.03.004","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2015 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}