{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T00:49:26Z","timestamp":1740185366620,"version":"3.37.3"},"reference-count":14,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2004,8,1]],"date-time":"2004-08-01T00:00:00Z","timestamp":1091318400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100007273","name":"Comisi\u00f3n Interministerial de Ciencia y Tecnolog\u00eda","doi-asserted-by":"publisher","award":["TIC2000-1403-C03-01","TIC2002-04458-C02-02"],"id":[{"id":"10.13039\/501100007273","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2004,8]]},"DOI":"10.1016\/j.mejo.2004.04.008","type":"journal-article","created":{"date-parts":[[2004,6,11]],"date-time":"2004-06-11T12:28:02Z","timestamp":1086956882000},"page":"659-666","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":5,"title":["IGBT gate driver IC with full-bridge output stage using a modified standard CMOS process"],"prefix":"10.1016","volume":"35","author":[{"given":"A","family":"P\u00e9rez-Tom\u00e1s","sequence":"first","affiliation":[]},{"given":"X","family":"Jord\u00e0","sequence":"additional","affiliation":[]},{"given":"P","family":"Godignon","sequence":"additional","affiliation":[]},{"given":"J.L","family":"G\u00e1lvez","sequence":"additional","affiliation":[]},{"given":"M","family":"Vellveh\u0131\u0301","sequence":"additional","affiliation":[]},{"given":"J","family":"Mill\u00e1n","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"5\/6","key":"10.1016\/j.mejo.2004.04.008_BIB1","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1016\/S0026-2692(01)00026-X","article-title":"A monolithic IGBT gate driver for intelligent power modules implemented in 0.8 \u03bcm high voltage (50 V) CMOS process","volume":"32","author":"Park","year":"2001","journal-title":"Microelectronics Journal"},{"key":"10.1016\/j.mejo.2004.04.008_BIB2","first-page":"109","article-title":"A monolithic IGBT gate driver implemented in a conventional 0.8 \u03bcm BiCMOS process","author":"Ramezani","year":"1998","journal-title":"Proceedings of the ISPSD, Kyoto"},{"key":"10.1016\/j.mejo.2004.04.008_BIB3","first-page":"289","article-title":"A high voltage intelligent power module (HVIPM) with a high performance gate driver","author":"Ishii","year":"1998","journal-title":"Proceedings of the ISPSD, Kyoto"},{"issue":"7","key":"10.1016\/j.mejo.2004.04.008_BIB4","doi-asserted-by":"crossref","first-page":"924","DOI":"10.1109\/4.508204","article-title":"Implementation of high peak current IGBT gate driver in a VLSI compatible BiCMOS technology","volume":"31","author":"Kuratli","year":"1996","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/j.mejo.2004.04.008_BIB5","doi-asserted-by":"crossref","first-page":"609","DOI":"10.1016\/S0026-2692(02)00041-1","article-title":"High-voltage solutions in standard CMOS technology","volume":"33","author":"Santos","year":"2002","journal-title":"Microelectronics Journal"},{"issue":"10","key":"10.1016\/j.mejo.2004.04.008_BIB6","doi-asserted-by":"crossref","first-page":"1687","DOI":"10.1109\/16.7374","article-title":"A CMOS-compatible high-voltage IC process","volume":"35","author":"Parpia","year":"1998","journal-title":"IEEE Transactions on Electron Devices"},{"key":"10.1016\/j.mejo.2004.04.008_BIB7","first-page":"399","article-title":"Optimized complementary 40 V power LDMOS-FET's using existing fabrication steps in submicron CMOS technology","author":"Efland","year":"1994","journal-title":"IEDM Technical Digest"},{"issue":"1992","key":"10.1016\/j.mejo.2004.04.008_BIB8","first-page":"150","article-title":"A 30 V, 75-m\u03a9mm2 power MOSFET for intelligent driver LSIs","author":"Morikawa","year":"1992","journal-title":"Proceedings of the ISPSD, Tokyo"},{"issue":"6","key":"10.1016\/j.mejo.2004.04.008_BIB9","doi-asserted-by":"crossref","first-page":"1256","DOI":"10.1109\/16.925257","article-title":"High-voltage power integrated circuit technology using SOI for driving plasma display panel","volume":"48","author":"Kim","year":"2001","journal-title":"IEEE Transactions on Electron Devices"},{"key":"10.1016\/j.mejo.2004.04.008_BIB10","article-title":"IGBT-module driver optimized for electric vehicle applications","author":"Jord\u00e0","year":"2001","journal-title":"Proceedings of the EPE-Graz"},{"key":"10.1016\/j.mejo.2004.04.008_BIB11","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1109\/63.668104","article-title":"Assessment of off-state negative gate voltage requirements for IGBT's","volume":"13","author":"McNeil","year":"1998","journal-title":"IEEE Transactions on Power Electronics"},{"key":"10.1016\/j.mejo.2004.04.008_BIB12","article-title":"An active gate drive with three-single control and fast protection for high power IGBTs","author":"Vinod","year":"1999","journal-title":"Proceedings of the EPE-Lausanne"},{"issue":"5\/6","key":"10.1016\/j.mejo.2004.04.008_BIB13","doi-asserted-by":"crossref","first-page":"409","DOI":"10.1016\/S0026-2692(01)00011-8","article-title":"Integration of power devices in advanced mixed signal analog BiCMOS technology","volume":"32","author":"Efland","year":"2001","journal-title":"Microelectronics Journal"},{"key":"10.1016\/j.mejo.2004.04.008_BIB14","first-page":"263","article-title":"Complementary high voltage MOSFETs using a modified standard CMOS process","author":"P\u00e9rez","year":"2003","journal-title":"Proceedings of the IEEE-CAS Sinaia (Rom)"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269204000618?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269204000618?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T18:21:23Z","timestamp":1720203683000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269204000618"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,8]]},"references-count":14,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2004,8]]}},"alternative-id":["S0026269204000618"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2004.04.008","relation":{},"ISSN":["1879-2391"],"issn-type":[{"type":"print","value":"1879-2391"}],"subject":[],"published":{"date-parts":[[2004,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"IGBT gate driver IC with full-bridge output stage using a modified standard CMOS process","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2004.04.008","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2004 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}