乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,22]],"date-time":"2024-08-22T15:27:33Z","timestamp":1724340453971},"reference-count":27,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1016\/j.jpdc.2017.06.014","type":"journal-article","created":{"date-parts":[[2017,7,8]],"date-time":"2017-07-08T05:16:12Z","timestamp":1499490972000},"page":"24-38","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":26,"special_numbering":"C","title":["Mitigation of Hardware Trojan based Denial-of-Service attack for secure NoCs"],"prefix":"10.1016","volume":"111","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-1627-7069","authenticated-orcid":false,"given":"Travis","family":"Boraten","sequence":"first","affiliation":[]},{"given":"Avinash","family":"Kodi","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"5","key":"10.1016\/j.jpdc.2017.06.014_b1","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/MSPEC.2008.4505310","article-title":"The hunt for the kill switch","volume":"45","author":"Adee","year":"2008","journal-title":"IEEE Spectr."},{"key":"10.1016\/j.jpdc.2017.06.014_b2","doi-asserted-by":"crossref","unstructured":"D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar, Trojan detection using IC fingerprinting, in: Security and Privacy, 2007. SP \u201907. IEEE Symposium on, 2007, pp. 296\u2013310.","DOI":"10.1109\/SP.2007.36"},{"key":"10.1016\/j.jpdc.2017.06.014_b3","doi-asserted-by":"crossref","unstructured":"D.M. Ancajas, K. Chakraborty, S. Roy, Fort-NoCs: Mitigating the threat of a compromised NoC, in: Proceedings of the the 51st Annual Design Automation Conference on Design Automation Conference, DAC \u201914, 2014.","DOI":"10.1145\/2593069.2593144"},{"issue":"3","key":"10.1016\/j.jpdc.2017.06.014_b4","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MDT.2012.2196252","article-title":"Protection against hardware trojan attacks: Towards a comprehensive solution","volume":"30","author":"Bhunia","year":"2013","journal-title":"IEEE Des. Test"},{"issue":"8","key":"10.1016\/j.jpdc.2017.06.014_b5","doi-asserted-by":"crossref","first-page":"1229","DOI":"10.1109\/JPROC.2014.2334493","volume":"102","author":"Bhunia","year":"2014","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.jpdc.2017.06.014_b6","doi-asserted-by":"crossref","unstructured":"T. Boraten, A. Kodi, Packet security with path sensitization for NoCs, in: Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), DATE-16, 2016.","DOI":"10.3850\/9783981537079_0180"},{"key":"10.1016\/j.jpdc.2017.06.014_b7","series-title":"Proceedings of the 44th Annual Design Automation Conference, DAC \u201907","first-page":"746","article-title":"Thousand core chips: a technology perspective","author":"Borkar","year":"2007"},{"key":"10.1016\/j.jpdc.2017.06.014_b8","doi-asserted-by":"crossref","unstructured":"R.S. Chakraborty, F. Wolff, S. Paul, C. Papachristou, S. Bhunia, MERO: A statistical approach for hardware trojan detection, in: Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems, CHES \u201909, 2009.","DOI":"10.1007\/978-3-642-04138-9_28"},{"key":"10.1016\/j.jpdc.2017.06.014_b9","doi-asserted-by":"crossref","unstructured":"J. Chen, G. Venkataramani, CC-Hunter: Uncovering covert timing channels on shared processor hardware, in: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-47, 2014, pp. 216\u2013228.","DOI":"10.1109\/MICRO.2014.42"},{"key":"10.1016\/j.jpdc.2017.06.014_b10","doi-asserted-by":"crossref","unstructured":"R. Cramer, Y. Dodis, S. Fehr, C. Padr\u00f3, D. Wichs, Detection of algebraic manipulation with applications to robust secret sharing and fuzzy extractors, in: Proceedings of the Theory and Applications of Cryptographic Techniques 27th Annual International Conference on Advances in Cryptology, EUROCRYPT\u201908, 2008, pp. 471\u2013488.","DOI":"10.1007\/978-3-540-78967-3_27"},{"key":"10.1016\/j.jpdc.2017.06.014_b11","doi-asserted-by":"crossref","unstructured":"D. Fang, H. Li, J. Han, X. Zeng, Robustness analysis of mesh-based network-on-chip architecture under flooding-based denial of service attacks, in: Networking, Architecture and Storage (NAS), 2013 IEEE Eighth International Conference on, 2013, pp. 178\u2013186.","DOI":"10.1109\/NAS.2013.29"},{"key":"10.1016\/j.jpdc.2017.06.014_b12","unstructured":"Intellectual Property (IP) Challenges and Concerns of the Semiconductor Equipment and Materials Industry, Tech. Rep. Semiconductor Equipment and Materials International, 2008."},{"key":"10.1016\/j.jpdc.2017.06.014_b13","doi-asserted-by":"crossref","unstructured":"R. JS, D.M. Ancajas, K. Chakraborty, S. Roy, Runtime detection of a bandwidth denial attack from a rogue network-on-chip, in: Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS \u201915, 2015, pp. 8:1\u20138:8.","DOI":"10.1145\/2786572.2786580"},{"issue":"11","key":"10.1016\/j.jpdc.2017.06.014_b14","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/6.880953","article-title":"Chip detectives [reverse engineering]","volume":"37","author":"Kumagai","year":"2000","journal-title":"IEEE Spectr."},{"key":"10.1016\/j.jpdc.2017.06.014_b15","unstructured":"J. Li, J. Lach, At-speed delay characterization for IC authentication and Trojan Horse detection, in: Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, 2008."},{"key":"10.1016\/j.jpdc.2017.06.014_b16","doi-asserted-by":"crossref","unstructured":"A. Prodromou, A. Panteli, C. Nicopoulos, Y. Sazeides, NoCAlert: An on-line and real-time fault detection mechanism for network-on-chip architectures, in: Microarchitecture (MICRO), 2012 45th Annual IEEE\/ACM International Symposium on, 2012, pp. 60\u201371.","DOI":"10.1109\/MICRO.2012.15"},{"key":"10.1016\/j.jpdc.2017.06.014_b17","doi-asserted-by":"crossref","unstructured":"Report of the Defense Science Board Task Force on High Performance Microchip Supply, Tech. Rep. Defense ScienceBoard, US DoD, 2005.","DOI":"10.21236\/ADA435837"},{"issue":"2","key":"10.1016\/j.jpdc.2017.06.014_b18","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/TIFS.2016.2613842","article-title":"Cotd: reference-free hardware trojan detection and recovery based on controllability and observability in gate-level netlist","volume":"12","author":"Salmani","year":"2017","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"9","key":"10.1016\/j.jpdc.2017.06.014_b19","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1145\/2699412","article-title":"Trustworthy hardware from untrusted components","volume":"58","author":"Sethumadhavan","year":"2015","journal-title":"Commun. ACM"},{"issue":"1","key":"10.1016\/j.jpdc.2017.06.014_b20","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MDT.2010.7","article-title":"A survey of hardware trojan taxonomy and detection","volume":"27","author":"Tehranipoor","year":"2010","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/j.jpdc.2017.06.014_b21","series-title":"Proceedings of the 2013 ACM SIGSAC Conference on Computer; Communications Security, CCS \u201913","first-page":"697","article-title":"FANCI: Identification of stealthy malicious logic using boolean functional analysis","author":"Waksman","year":"2013"},{"key":"10.1016\/j.jpdc.2017.06.014_b22","doi-asserted-by":"crossref","unstructured":"X. Wang, H. Salmani, M. Tehranipoor, J. Plusquellic, Hardware Trojan detection and isolation using current integration and localized current analysis, in: Defect and Fault Tolerance of VLSI Systems, 2008. DFTVS \u201908. IEEE International Symposium on, 2008.","DOI":"10.1109\/DFT.2008.61"},{"key":"10.1016\/j.jpdc.2017.06.014_b23","doi-asserted-by":"crossref","unstructured":"Z. Wang, M. Karpovsky, Algebraic manipulation detection codes and their applications for design of secure cryptographic devices, in: Proceedings of the 2011 IEEE 17th International on-Line Testing Symposium, IOLTS \u201911, 2011.","DOI":"10.1109\/IOLTS.2011.5994535"},{"key":"10.1016\/j.jpdc.2017.06.014_b24","unstructured":"Z. Wang, M. Karpovsky, New error detecting codes for the design of hardware resistant to strong fault injection attacks, in: International Conference on Security and Management, 2012."},{"key":"10.1016\/j.jpdc.2017.06.014_b25","doi-asserted-by":"crossref","unstructured":"Z. Wang, M. Karpovsky, Reliable and secure memories based on algebraic manipulation correction codes, in: On-Line Testing Symposium (IOLTS), 2012 IEEE 18th International, 2012.","DOI":"10.1109\/IOLTS.2012.6313861"},{"issue":"3","key":"10.1016\/j.jpdc.2017.06.014_b26","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1145\/2508148.2485972","article-title":"SurfNoC: A low latency and provably non-interfering approach to secure networks-on-chip","volume":"41","author":"Wassel","year":"2013","journal-title":"SIGARCH Comput. Archit. News"},{"key":"10.1016\/j.jpdc.2017.06.014_b27","doi-asserted-by":"crossref","unstructured":"Q. Yu, J. Frey, Exploiting error control approaches for hardware trojans on Network-on-Chip links, in: Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, 2013 IEEE International Symposium on, 2013.","DOI":"10.1109\/DFT.2013.6653617"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731517302034?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731517302034?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,9,28]],"date-time":"2019-09-28T23:47:36Z","timestamp":1569714456000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0743731517302034"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":27,"alternative-id":["S0743731517302034"],"URL":"https:\/\/doi.org\/10.1016\/j.jpdc.2017.06.014","relation":{},"ISSN":["0743-7315"],"issn-type":[{"value":"0743-7315","type":"print"}],"subject":[],"published":{"date-parts":[[2018,1]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Mitigation of Hardware Trojan based Denial-of-Service attack for secure NoCs","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.jpdc.2017.06.014","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2017 Elsevier Inc. All rights reserved.","name":"copyright","label":"Copyright"}]}}