{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T19:49:34Z","timestamp":1648583374797},"reference-count":34,"publisher":"Elsevier BV","issue":"7","content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1016\/j.jpdc.2012.06.010","type":"journal-article","created":{"date-parts":[[2012,7,5]],"date-time":"2012-07-05T09:41:08Z","timestamp":1341481268000},"page":"972-985","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":1,"title":["Design of an efficient communication infrastructure for highly contended locks in many-core CMPs"],"prefix":"10.1016","volume":"73","author":[{"given":"Jos\u00e9 L.","family":"Abell\u00e1n","sequence":"first","affiliation":[]},{"given":"Juan","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.jpdc.2012.06.010_br000005","doi-asserted-by":"crossref","unstructured":"J.L. Abell\u00e1n, J. Fern\u00e1ndez, M.E. Acacio, A G-line-based network for fast and efficient barrier synchronization in many-core CMPs, in: Proceedings of the 39th International Conference on Parallel Processing, 2010.","DOI":"10.1109\/ICPP.2010.34"},{"key":"10.1016\/j.jpdc.2012.06.010_br000010","doi-asserted-by":"crossref","unstructured":"J.L. Abell\u00e1n, J. Fern\u00e1ndez, M.E. Acacio, GLocks: efficient support for highly-contended locks in many-core CMPs, in: Proceedings of the 25th IEEE International Parallel & Distributed Processing Symposium, 2011, best Paper Award in the Architectures Track.","DOI":"10.1109\/IPDPS.2011.87"},{"key":"10.1016\/j.jpdc.2012.06.010_br000015","doi-asserted-by":"crossref","unstructured":"T.E. Anderson, The performance implications of spin-waiting alternatives for shared memory multiprocessors, in: Proceedings of the Intel Conference on Parallel Processing, 1989.","DOI":"10.1145\/75108.75378"},{"key":"10.1016\/j.jpdc.2012.06.010_br000020","unstructured":"P. Bright, IBMs new transactional memory: make-or-break time for multithreaded revolution. URL http:\/\/arstechnica.com\/hardware\/news\/2011\/08."},{"issue":"5","key":"10.1016\/j.jpdc.2012.06.010_br000025","doi-asserted-by":"crossref","first-page":"834","DOI":"10.1109\/JSSC.2003.810060","article-title":"Near speed-of-light signaling over on-chip electrical interconnects","volume":"38","author":"Chang","year":"2003","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"10.1016\/j.jpdc.2012.06.010_br000030","doi-asserted-by":"crossref","unstructured":"P. Conway, Blade computing with the AMD Magny-Cours processor, in: Proceedings of the 21st Symposium on High Performance Chips, 2009.","DOI":"10.1109\/HOTCHIPS.2009.7478349"},{"key":"10.1016\/j.jpdc.2012.06.010_br000035","series-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"Culler","year":"1998"},{"key":"10.1016\/j.jpdc.2012.06.010_br000040","doi-asserted-by":"crossref","unstructured":"J. Eastep, D. Wingate, M.D. Santambrogio, A. Agarwal, Smartlocks: self-aware synchronization through lock acquisition scheduling, in: Proceedings of the 7th IEEE\/ACM International Conference on Autonomic Computing and Communications, 2010.","DOI":"10.1145\/1809049.1809079"},{"key":"10.1016\/j.jpdc.2012.06.010_br000045","doi-asserted-by":"crossref","unstructured":"A. Flores, J.L. Arag\u00f3n, M.E. Acacio, Sim-PowerCMP: a detailed simulator for energy consumption analysis in future embedded CMP architectures, in: Proceedings of 21st International Conference on Advanced Information Networking and Applications Workshops, 2007.","DOI":"10.1109\/AINAW.2007.334"},{"key":"10.1016\/j.jpdc.2012.06.010_br000050","unstructured":"H. Franke, R. Russell, M. Kirkwood, Fuss, futexes and furwocks: fast userlevel locking in linux, in: Proceedings of the Ottawa Linux Symposium, 2002."},{"key":"10.1016\/j.jpdc.2012.06.010_br000055","doi-asserted-by":"crossref","unstructured":"R. Ho, T. Ono, F. Liu, R. Hopkins, A. Chow, J. Schauer, R. Drost, High-speed and low-energy capacitively-driven on-chip wires, in: Proceedings of the IEEE Solid-State Circuits Conference, 2007.","DOI":"10.1109\/ISSCC.2007.373469"},{"issue":"2","key":"10.1016\/j.jpdc.2012.06.010_br000060","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/2.982915","article-title":"RSIM: simulating shared-memory multiprocessors with ILP processors","volume":"35","author":"Huges","year":"2002","journal-title":"IEEE Computer"},{"issue":"4","key":"10.1016\/j.jpdc.2012.06.010_br000065","doi-asserted-by":"crossref","first-page":"1020","DOI":"10.1109\/JSSC.2008.917547","article-title":"A bidirectional-and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications","volume":"43","author":"Ito","year":"2008","journal-title":"IEEE Journal of Solid State Circuits"},{"issue":"6","key":"10.1016\/j.jpdc.2012.06.010_br000070","doi-asserted-by":"crossref","first-page":"1415","DOI":"10.1109\/JSSC.2007.897165","article-title":"Distributed loss-compensation techniques for energy-efficient low-latency on-chip communications","volume":"42","author":"Jose","year":"2007","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"10.1016\/j.jpdc.2012.06.010_br000075","doi-asserted-by":"crossref","unstructured":"A. K\u00e4gi, D. Burger, J.R. Goodman, Efficient synchronization: let them eat QOLB, in: Proceedings of the 24th International on Computer Architecture, 1997.","DOI":"10.1145\/264107.264166"},{"issue":"4","key":"10.1016\/j.jpdc.2012.06.010_br000080","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MM.2009.64","article-title":"Express virtual channels with capacitively driven global links","volume":"29","author":"Krishna","year":"2009","journal-title":"IEEE Micro"},{"issue":"1","key":"10.1016\/j.jpdc.2012.06.010_br000085","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/301464.301477","article-title":"Evaluating synchronization on shared address space multiprocessors: methodology and performance","volume":"27","author":"Kumar","year":"1999","journal-title":"ACM SIGMETRICS Performance Evaluation Review"},{"key":"10.1016\/j.jpdc.2012.06.010_br000090","unstructured":"C.-C. Kuo, J. Carter, R. Kuramkote, MP-LOCKs: replacing H\/W synchronization primitives with message passing, in: Proceedings of 5th International Symposium on High Performance Computer Architecture, 1999."},{"issue":"2","key":"10.1016\/j.jpdc.2012.06.010_br000095","doi-asserted-by":"crossref","first-page":"358","DOI":"10.1145\/1273440.1250707","article-title":"Comparing memory systems for chip multiprocessors","volume":"35","author":"Leverich","year":"2007","journal-title":"ACM SIGARCH Computer Architecture News"},{"issue":"11","key":"10.1016\/j.jpdc.2012.06.010_br000100","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/195470.195490","article-title":"Reactive synchronization algorithms for multiprocessors","volume":"29","author":"Lim","year":"1994","journal-title":"ACM SIGPLAN Notices"},{"key":"10.1016\/j.jpdc.2012.06.010_br000105","series-title":"Solaris Internals: Core Kernel Components","author":"Mauro","year":"2001"},{"issue":"1","key":"10.1016\/j.jpdc.2012.06.010_br000110","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/103727.103729","article-title":"Algorithms for scalable synchronization on shared-memory multiprocessors","volume":"9","author":"Mellor-Crummey","year":"1991","journal-title":"ACM Transactions on Computer Systems"},{"key":"10.1016\/j.jpdc.2012.06.010_br000115","doi-asserted-by":"crossref","unstructured":"E. Mensink, D. Schinkel, E. Klumperink, E. Tuijl, B. Nauta, A 0.28pf\/b 2gb\/s\/ch transceiver in 90nm Cmos for 10\u00a0mm on-chip interconnects, in: Proceedings of the IEEE Solid-State Circuits Conference, 2007.","DOI":"10.1109\/ISSCC.2007.373470"},{"issue":"1","key":"10.1016\/j.jpdc.2012.06.010_br000120","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/1147349.1147357","article-title":"An efficient synchronization technique for multiprocessor systems on-chip","volume":"34","author":"Monchiero","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/j.jpdc.2012.06.010_br000125","doi-asserted-by":"crossref","unstructured":"J. Oh, et al., TLSync: support for multiple fast barriers using on-chip transmission lines, in: Proceedings of 38th Annual International Symposium on Computer Architecture, 2011.","DOI":"10.1145\/2000064.2000078"},{"key":"10.1016\/j.jpdc.2012.06.010_br000130","doi-asserted-by":"crossref","unstructured":"R. Rajwar, J. Goodman, Transactional Lock-free execution of lock-based programs, in: Proceedings of 10th Annual Conference on Architectural Support for Programming Languages and Operating Systems, 2002.","DOI":"10.1145\/605397.605399"},{"key":"10.1016\/j.jpdc.2012.06.010_br000135","doi-asserted-by":"crossref","unstructured":"J. Sartori, R. Kumar, Low-overhead, high-speed multi-core barrier synchronization, in: Proceedings of 5th International Conference on High Performance Embedded Architectures and Compilers, 2010.","DOI":"10.1007\/978-3-642-11515-8_4"},{"key":"10.1016\/j.jpdc.2012.06.010_br000140","doi-asserted-by":"crossref","unstructured":"M.L. Scott, W.N. Scherer, Scalable queue-based spin locks with timeout, in: Proceedings of the 8th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2001.","DOI":"10.1145\/379539.379566"},{"key":"10.1016\/j.jpdc.2012.06.010_br000145","doi-asserted-by":"crossref","unstructured":"J.P. Shin, et al., A 40\u00a0nm 16-core 128-thread CMT SPARC SoC processor, in: Proceedings of the International Solid-State Circuits Conference Digest of Technical Papers, 2010.","DOI":"10.1109\/ISSCC.2010.5434030"},{"key":"10.1016\/j.jpdc.2012.06.010_br000150","unstructured":"Single-chip cloud computer. URL http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1826.htm."},{"key":"10.1016\/j.jpdc.2012.06.010_br000155","doi-asserted-by":"crossref","unstructured":"N.R. Tallent, J.M. Mellor-Crummey, A. Porterfield, Analyzing lock contention in multithreaded applications, in: Proceedings of 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2010.","DOI":"10.1145\/1693453.1693489"},{"key":"10.1016\/j.jpdc.2012.06.010_br000160","doi-asserted-by":"crossref","unstructured":"C. Wagner, F. Mueller, Token-based read\/write-locks for distributed mutual exclusion, in: Proceedings of 6th International Euro\u2013Par Conference on Parallel Processing, 2000.","DOI":"10.1007\/3-540-44520-X_167"},{"key":"10.1016\/j.jpdc.2012.06.010_br000165","doi-asserted-by":"crossref","unstructured":"S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, A. Gupta, The SPLASH-2 programs: characterization and methodological considerations, in: Proceedings of 22nd International Symposium on Computer Architecture, 1995.","DOI":"10.1109\/ISCA.1995.524546"},{"key":"10.1016\/j.jpdc.2012.06.010_br000170","doi-asserted-by":"crossref","unstructured":"W. Zhu, et al., Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures, in: Proceedings of 34th Annual International Symposium on Computer Architecture, 2007.","DOI":"10.1145\/1250662.1250668"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731512001499?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0743731512001499?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2022,1,20]],"date-time":"2022-01-20T06:35:41Z","timestamp":1642660541000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0743731512001499"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":34,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2013,7]]}},"alternative-id":["S0743731512001499"],"URL":"https:\/\/doi.org\/10.1016\/j.jpdc.2012.06.010","relation":{},"ISSN":["0743-7315"],"issn-type":[{"value":"0743-7315","type":"print"}],"subject":[],"published":{"date-parts":[[2013,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design of an efficient communication infrastructure for highly contended locks in many-core CMPs","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.jpdc.2012.06.010","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2012 Elsevier Inc. All rights reserved.","name":"copyright","label":"Copyright"}]}}