{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T07:55:49Z","timestamp":1648799749986},"reference-count":37,"publisher":"Elsevier BV","issue":"5-6","license":[{"start":{"date-parts":[[1991,7,1]],"date-time":"1991-07-01T00:00:00Z","timestamp":678326400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Neurocomputing"],"published-print":{"date-parts":[[1991,7]]},"DOI":"10.1016\/0925-2312(91)90025-7","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"209-231","source":"Crossref","is-referenced-by-count":1,"title":["Evaluation of state-of-the-art neural network customized hardware"],"prefix":"10.1016","volume":"2","author":[{"given":"W.","family":"Poechmueller","sequence":"first","affiliation":[]},{"given":"M.","family":"Glesner","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0925-2312(91)90025-7_BIB1","series-title":"Proc. Stanford Conf. Adv. Res. in VLSI","article-title":"A CMOS implementation of a neural network model","author":"Graf","year":"1987"},{"key":"10.1016\/0925-2312(91)90025-7_BIB2","series-title":"IJCNN 90","article-title":"Design fabrication and evaluation of a 5-inch wafer scale neural network LSI composed of 576 digital neurons","author":"Yasunaga","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB3","first-page":"221","article-title":"A survey of VLSI implementations of artificial neural networks","author":"Pryztula","year":"1988","journal-title":"VLSI Signal Processing III"},{"key":"10.1016\/0925-2312(91)90025-7_BIB4","series-title":"Analog VLSI and Neural Systems","author":"Mead","year":"1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB5","series-title":"Journees D'Electronique 1989","article-title":"Analog VLSI models of oscillatory biological neural circuits","author":"Ryckebusch","year":"1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB6","article-title":"A glimpse at some neural networks, oral presentation","author":"Chua","year":"1989","journal-title":"Journees D'Electronique 1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB7","volume":"Vol. 1","author":"Rumelhart","year":"1988","journal-title":"Parallel Distributed Processing"},{"key":"10.1016\/0925-2312(91)90025-7_BIB8","article-title":"Boltzmann machines: constraint satisfaction machines that learn","author":"Hinton","year":"1984"},{"key":"10.1016\/0925-2312(91)90025-7_BIB9","series-title":"DARPA neural network study","year":"1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB10","series-title":"IJCNN 90","article-title":"A parallel neurocomputer architecture towards billion connection updates per second","author":"Kato","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB11","series-title":"Neuro Nimes 88","article-title":"Performance of backpropagation on a parallel transputer-based machine","author":"Ernoult","year":"1988"},{"key":"10.1016\/0925-2312(91)90025-7_BIB12","series-title":"Parallel Processing in Neural Systems and Computers","article-title":"A transputer based general simulator for connectionist models","author":"Ernst","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB13","article-title":"Neural network simulation at warp speed: how we got 17 million connections per second","volume":"II","author":"Pomerleau","year":"1988"},{"key":"10.1016\/0925-2312(91)90025-7_BIB14","year":"1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB15","series-title":"Internat. Workshop on VLSI for Artificial Intelligence and Neural Networks","article-title":"BACCHUS: a cascadable architecture for the realization of large binary associative networks","author":"Poechmueller","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB16","article-title":"Analog VLSI neural networks (pulse stream implementations)","author":"Murray","year":"1989","journal-title":"Journees D'Electronique 1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB17","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/40.42984","article-title":"VLSI architectures for neural networks","author":"Treleaven","year":"1989","journal-title":"IEEE Micro"},{"key":"10.1016\/0925-2312(91)90025-7_BIB18","series-title":"IFIP Workshop on Parallel Architectures on Silicon","article-title":"Customizable neural networks on silicon","author":"Ouali","year":"1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB19","article-title":"Fast generation of neuro-ASICs","author":"Ouali","year":"1990","journal-title":"INNC 90"},{"key":"10.1016\/0925-2312(91)90025-7_BIB20","series-title":"Internat. Workshop on Microelectronics for Neural Networks","article-title":"Design of a neuron processor including learning capabilities","author":"Ouali","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB21","series-title":"IJCNN 90","article-title":"Handwritten pattern recognition with a binary associative memory","author":"Poechmueller","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB22","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/BF00337019","article-title":"On associative memory","author":"Palm","year":"1980","journal-title":"Biol. Cybernet."},{"key":"10.1016\/0925-2312(91)90025-7_BIB23","article-title":"Implementation of backpropagation on a VLSI asynchronous cellular architecture","author":"Faure","year":"1990","journal-title":"INNC 90"},{"key":"10.1016\/0925-2312(91)90025-7_BIB24","article-title":"Extension des automates cellulaires au calcul neuro mimetique","author":"Blayo","year":"1989","journal-title":"Journees D'Electronique 1989"},{"key":"10.1016\/0925-2312(91)90025-7_BIB25","series-title":"CompCon Spring 1989","article-title":"The design of the MasPar MP-1: a cost effective massively parallel computer","author":"Nickolls","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB26","series-title":"CompCon Spring 1990","article-title":"The MasPar MP-1 architecture","author":"Blank","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB27","series-title":"Poster Presentation at INNC 90","article-title":"Neural network simulation on the MasPar MP-1 massively parallel processor","author":"Grajski","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB28","article-title":"Systolic array implementations of neural nets on the MasPar MP-1 massively parallel processor","author":"Chinn","year":"1990","journal-title":"IJCNN 90"},{"key":"10.1016\/0925-2312(91)90025-7_BIB29","series-title":"Chapel Hill Conf. on VLSI","article-title":"A novel associative memory implemented using collective computation","author":"Sivilotti","year":"1985"},{"key":"10.1016\/0925-2312(91)90025-7_BIB30","series-title":"IEEE First Internat. Conf. on Neural Networks","article-title":"A CMOS associative memory chip","author":"Graf","year":"1987"},{"issue":"23","key":"10.1016\/0925-2312(91)90025-7_BIB31","doi-asserted-by":"crossref","first-page":"5077","DOI":"10.1364\/AO.26.005077","article-title":"Electronic neural network chips","volume":"26","author":"Jackel","year":"1987","journal-title":"Appl. Optics"},{"issue":"23","key":"10.1016\/0925-2312(91)90025-7_BIB32","doi-asserted-by":"crossref","first-page":"5081","DOI":"10.1364\/AO.26.005081","article-title":"Building a hierarchy with neural networks: an example - image vector quantization","volume":"26","author":"Jackel","year":"1987","journal-title":"Appl. Optics"},{"issue":"23","key":"10.1016\/0925-2312(91)90025-7_BIB33","doi-asserted-by":"crossref","first-page":"5085","DOI":"10.1364\/AO.26.005085","article-title":"Electronic hardware implementations of neural networks","volume":"26","author":"Thakoor","year":"1987","journal-title":"Appl. Optics"},{"key":"10.1016\/0925-2312(91)90025-7_BIB34","author":"Intel Corporation","year":"1990","journal-title":"Intel data sheet on 80170NW"},{"key":"10.1016\/0925-2312(91)90025-7_BIB35","series-title":"Internat. Workshop on VLSI for Artificial Intelligence and Neural Networks","article-title":"Results from pulse-stream VLSI neural network devices","author":"Brownlow","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB36","series-title":"Internat. Workshop on VLSI for Artificial Intelligence and Neural Networks","article-title":"Working analogue pulse-firing neural network chips","author":"Hamilton","year":"1990"},{"key":"10.1016\/0925-2312(91)90025-7_BIB37","article-title":"Digital Image Processing","author":"Pratt","year":"1978"}],"container-title":["Neurocomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0925231291900257?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0925231291900257?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:53:15Z","timestamp":1552614795000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0925231291900257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,7]]},"references-count":37,"journal-issue":{"issue":"5-6","published-print":{"date-parts":[[1991,7]]}},"alternative-id":["0925231291900257"],"URL":"https:\/\/doi.org\/10.1016\/0925-2312(91)90025-7","relation":{},"ISSN":["0925-2312"],"issn-type":[{"value":"0925-2312","type":"print"}],"subject":[],"published":{"date-parts":[[1991,7]]}}}