{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,23]],"date-time":"2024-04-23T05:56:50Z","timestamp":1713851810883},"reference-count":7,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1991,3,1]],"date-time":"1991-03-01T00:00:00Z","timestamp":667785600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Integration"],"published-print":{"date-parts":[[1991,3]]},"DOI":"10.1016\/0167-9260(91)90004-5","type":"journal-article","created":{"date-parts":[[2003,3,14]],"date-time":"2003-03-14T14:37:33Z","timestamp":1047652653000},"page":"11-27","source":"Crossref","is-referenced-by-count":14,"title":["ASG: Automatic schematic generator"],"prefix":"10.1016","volume":"11","author":[{"given":"Yeu-Shen","family":"Jehng","sequence":"first","affiliation":[]},{"given":"Liang-Gee","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tai-Ming","family":"Parng","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0167-9260(91)90004-5_BIB1","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MDT.1986.294939","article-title":"Automatic generation of digital system schematic diagrams","volume":"2","author":"Kumar","year":"1986","journal-title":"IEEE Des. Test Comput."},{"key":"10.1016\/0167-9260(91)90004-5_BIB2","series-title":"Proc. 24nd Design Automation Conference","first-page":"203","article-title":"REAL: A Problem for REgister ALlocation","author":"Kurdahi","year":"1987"},{"key":"10.1016\/0167-9260(91)90004-5_BIB3","series-title":"Proc. 25nd Design Automation Conference","first-page":"257","article-title":"A database management system for a VLSI design system","author":"Chen","year":"1988"},{"key":"10.1016\/0167-9260(91)90004-5_BIB4","series-title":"Proc. 26nd Design Automation Conference","first-page":"686","article-title":"From network to artwork","author":"Stok","year":"1989"},{"key":"10.1016\/0167-9260(91)90004-5_BIB5","series-title":"Proc. ICCAD","first-page":"435","article-title":"AUTODRAFT: automatic synthesis of circuit schematics","author":"Majewski","year":"1984"},{"key":"10.1016\/0167-9260(91)90004-5_BIB6","series-title":"Proc. ICCAD","first-page":"720","article-title":"An expert system for the generation of schematics","author":"Ahlstrom","year":"1984"},{"key":"10.1016\/0167-9260(91)90004-5_BIB7","series-title":"Proc. 24nd Design Automation Conference","first-page":"436","article-title":"VISION: VHDL induced schematic imagine on net-lists","author":"Chun","year":"1987"}],"container-title":["Integration"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926091900045?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0167926091900045?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,10,17]],"date-time":"2018-10-17T09:37:31Z","timestamp":1539769051000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0167926091900045"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,3]]},"references-count":7,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1991,3]]}},"alternative-id":["0167926091900045"],"URL":"https:\/\/doi.org\/10.1016\/0167-9260(91)90004-5","relation":{},"ISSN":["0167-9260"],"issn-type":[{"value":"0167-9260","type":"print"}],"subject":[],"published":{"date-parts":[[1991,3]]}}}