{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T01:43:27Z","timestamp":1726451007886},"reference-count":13,"publisher":"Elsevier BV","issue":"1-5","license":[{"start":{"date-parts":[[1989,8,1]],"date-time":"1989-08-01T00:00:00Z","timestamp":617932800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessing and Microprogramming"],"published-print":{"date-parts":[[1989,8]]},"DOI":"10.1016\/0165-6074(89)90040-9","type":"journal-article","created":{"date-parts":[[2003,9,3]],"date-time":"2003-09-03T13:14:48Z","timestamp":1062594888000},"page":"163-170","source":"Crossref","is-referenced-by-count":4,"title":["Formal hardware specification and verification using prolog"],"prefix":"10.1016","volume":"27","author":[{"given":"Z.","family":"Brezo\u010dnik","sequence":"first","affiliation":[]},{"given":"B.","family":"Horvat","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"year":"1981","series-title":"Programming in Prolog","author":"Clocksin","key":"10.1016\/0165-6074(89)90040-9_BIB1"},{"key":"10.1016\/0165-6074(89)90040-9_BIB2","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1016\/0004-3702(84)90044-4","article-title":"VERIFY: A Program for Proving Correctness of Digital Hardware Designs","volume":"24","author":"Barrow","year":"1984","journal-title":"Artificial Intelligence"},{"key":"10.1016\/0165-6074(89)90040-9_BIB3","series-title":"International Symposium Computer at the University","first-page":"8R.06\/1","article-title":"Automatic Formal Verification of Digital Systems Using Prolog","author":"Brezo\u010dnik","year":"1987"},{"key":"10.1016\/0165-6074(89)90040-9_BIB4","first-page":"13","article-title":"Proving the Correctness of Digital Hardware Design Using Prolog","volume":"1","author":"Brezo\u010dnik","year":"1988","journal-title":"Informatica"},{"key":"10.1016\/0165-6074(89)90040-9_BIB5","series-title":"System design: Concepts, methods and tools","first-page":"100","article-title":"Tool for system design verification, COMPEURO 88","author":"Brezo\u010dnik","year":"1988"},{"key":"10.1016\/0165-6074(89)90040-9_BIB6","series-title":"Proceedings International Conf. on Computer Design","first-page":"203","article-title":"A Prolog Based Verifier for the Functional Correctness of Logic Circuits","author":"Woo","year":"1985"},{"key":"10.1016\/0165-6074(89)90040-9_BIB7","first-page":"19","article-title":"Formal Verification of Digital Circuits","volume":"1","author":"Nagendra","year":"1988","journal-title":"IEEE Circuits and Devices Magazine"},{"key":"10.1016\/0165-6074(89)90040-9_BIB8","doi-asserted-by":"crossref","first-page":"157","DOI":"10.1016\/0165-6074(89)90189-0","article-title":"Prolog as a Formalism for VLSI Design Specification","volume":"25","author":"Grabowiecki","year":"1989","journal-title":"Microprocessing and Microprogramming"},{"issue":"2","key":"10.1016\/0165-6074(89)90040-9_BIB9","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1007\/BF03037426","article-title":"Temporal Logic Based Hardware Description and Its Verification with Prolog","volume":"Vol. 1","author":"Fujita","year":"1983","journal-title":"New Generation Computing"},{"key":"10.1016\/0165-6074(89)90040-9_BIB10","series-title":"Proc. COMPEURO 87","first-page":"281","article-title":"Prolog as a Formalism for Systolic Architectures","author":"Snyers","year":"1987"},{"key":"10.1016\/0165-6074(89)90040-9_BIB11","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1016\/0743-1066(87)90022-7","article-title":"Logic Programming and Digital Circuit Analysis","volume":"4","author":"Clocksin","year":"1987","journal-title":"The Journal of Logic Programming"},{"article-title":"LCF_LSM: A System for Specifying and Verifying Hardware","year":"1983","author":"Gordon","key":"10.1016\/0165-6074(89)90040-9_BIB12"},{"year":"1986","series-title":"IJS Prolog Reference Manual","author":"Stojanovski","key":"10.1016\/0165-6074(89)90040-9_BIB13"}],"container-title":["Microprocessing and Microprogramming"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489900409?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0165607489900409?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,25]],"date-time":"2019-02-25T04:58:09Z","timestamp":1551070689000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0165607489900409"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,8]]},"references-count":13,"journal-issue":{"issue":"1-5","published-print":{"date-parts":[[1989,8]]}},"alternative-id":["0165607489900409"],"URL":"https:\/\/doi.org\/10.1016\/0165-6074(89)90040-9","relation":{},"ISSN":["0165-6074"],"issn-type":[{"type":"print","value":"0165-6074"}],"subject":[],"published":{"date-parts":[[1989,8]]}}}