{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T14:06:28Z","timestamp":1648994788477},"reference-count":16,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1994,4,1]],"date-time":"1994-04-01T00:00:00Z","timestamp":765158400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1994,4]]},"DOI":"10.1016\/0141-9331(94)90110-4","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"131-139","source":"Crossref","is-referenced-by-count":4,"title":["A performance comparison of several superscalar processor models with a VLIW processor"],"prefix":"10.1016","volume":"18","author":[{"given":"John","family":"Lenell","sequence":"first","affiliation":[]},{"given":"Nader","family":"Bagherzadeh","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0141-9331(94)90110-4_BIB1","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","article-title":"Trace scheduling: a technique for global microcode compaction","volume":"Vol 30","author":"Fisher","year":"1991","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(94)90110-4_BIB2","first-page":"85","article-title":"Percolation scheduling: A parallel compilation technique","author":"Nicolau","year":"1985"},{"key":"10.1016\/0141-9331(94)90110-4_BIB3","doi-asserted-by":"crossref","first-page":"967","DOI":"10.1109\/12.2247","article-title":"A VLIW architecture for a trace scheduling compiler","volume":"Vol 17","author":"Colwell","year":"1988","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(94)90110-4_BIB4","doi-asserted-by":"crossref","DOI":"10.1147\/rd.111.0025","article-title":"An efficient algorithm for exploiting multiple arithmetic units","author":"Tomasulo","year":"1967","journal-title":"IBM J. Res. Devel."},{"issue":"No 3","key":"10.1016\/0141-9331(94)90110-4_BIB5","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/12.48865","article-title":"Instruction issue logic for high performance, interruptible, multiple functional unit, pipelined computers","volume":"Vol 39","author":"Sohi","year":"1990","journal-title":"IEEE Trans. Comput."},{"issue":"No 11","key":"10.1016\/0141-9331(94)90110-4_BIB6","doi-asserted-by":"crossref","first-page":"1013","DOI":"10.1109\/TC.1984.1676375","article-title":"Instruction issue logic in pipelined super-computers","volume":"Vol 33","author":"Weiss","year":"1984","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0141-9331(94)90110-4_BIB7","series-title":"Proceedings of the 12th Annual International Symposium on Computer Architecture","first-page":"36","article-title":"Implementation of precise interrupts in pipelined processors","author":"Smith","year":"1985"},{"key":"10.1016\/0141-9331(94)90110-4_BIB8","article-title":"Computer Architecture","author":"Hennessey","year":"1990"},{"key":"10.1016\/0141-9331(94)90110-4_BIB9","series-title":"Superscalar Microprocessor Design","author":"Johnson","year":"1991"},{"key":"10.1016\/0141-9331(94)90110-4_BIB10","article-title":"Architectural design and analysis of a VLIW processor","author":"Abnous","year":"1991"},{"key":"10.1016\/0141-9331(94)90110-4_BIB11","series-title":"Proceedings of the 1991 International Conference on Parallel Processing","first-page":"144","article-title":"A percolation based VLIW architecture","author":"Abnous","year":"1991"},{"key":"10.1016\/0141-9331(94)90110-4_BIB12","article-title":"Percolation-based compiling for evaluation of parallelism and hardware design trade-offs","author":"Potasman","year":"1491"},{"issue":"No 10","key":"10.1016\/0141-9331(94)90110-4_BIB13","doi-asserted-by":"crossref","first-page":"1159","DOI":"10.1109\/12.93749","article-title":"Branch strategies: modelling and optimization","volume":"Vol 40","author":"Dubey","year":"1991","journal-title":"IEEE Trans. Comput."},{"issue":"No 1","key":"10.1016\/0141-9331(94)90110-4_BIB14","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MC.1984.1658927","article-title":"Branch prediction strategies and branch target buffer design","volume":"Vol 17","author":"Lee","year":"1984","journal-title":"IEEE Comput. Mag."},{"key":"10.1016\/0141-9331(94)90110-4_BIB15","series-title":"Bulldog: A compiler for VLIW Architectures","author":"Ellis","year":"1986"},{"issue":"No 10","key":"10.1016\/0141-9331(94)90110-4_BIB16","article-title":"Detection and parallel execution of independent instructions","volume":"Vol 19","author":"Ijaden","year":"1970","journal-title":"IEEE Trans. Comput."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194901104?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194901104?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:51:56Z","timestamp":1553503916000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933194901104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,4]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1994,4]]}},"alternative-id":["0141933194901104"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(94)90110-4","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[1994,4]]}}}