{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T01:44:48Z","timestamp":1726451088484},"reference-count":17,"publisher":"Elsevier BV","issue":"8","license":[{"start":{"date-parts":[[1994,10,1]],"date-time":"1994-10-01T00:00:00Z","timestamp":780969600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[1994,10]]},"DOI":"10.1016\/0141-9331(94)90090-6","type":"journal-article","created":{"date-parts":[[2003,3,15]],"date-time":"2003-03-15T06:33:26Z","timestamp":1047710006000},"page":"429-437","source":"Crossref","is-referenced-by-count":23,"title":["Multi-level logic synthesis based on decomposition"],"prefix":"10.1016","volume":"18","author":[{"given":"Tadeusz","family":"\u0141uba","sequence":"first","affiliation":[]}],"member":"78","reference":[{"year":"1962","series-title":"A New Approach to the Design of Switching Circuits D","author":"Curtis","key":"10.1016\/0141-9331(94)90090-6_BIB1"},{"issue":"No 8","key":"10.1016\/0141-9331(94)90090-6_BIB2","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1109\/43.31549","article-title":"Design automation tools for efficient implementation of logic functions by decomposition","volume":"Vol 8","author":"Varma","year":"1989","journal-title":"IEEE Trans. CAD"},{"key":"10.1016\/0141-9331(94)90090-6_BIB3","series-title":"Proc. International Conf. on Computer-Aided Design","first-page":"290","article-title":"Boolean decomposition in multi-level logic optimization","author":"Devadas","year":"1988"},{"key":"10.1016\/0141-9331(94)90090-6_BIB4","series-title":"Proc. International Workshop on Logic and Architecture Synthesis for Silicon Compilers","first-page":"65","article-title":"A critique of the GATEMAP logic synthesis system","author":"Pitty","year":"1988"},{"key":"10.1016\/0141-9331(94)90090-6_BIB5","series-title":"Proc. European Design Automation Conference","first-page":"542","article-title":"Multi-level synthesis on PALs","author":"Saucier","year":"1990"},{"key":"10.1016\/0141-9331(94)90090-6_BIB6","series-title":"International Workshop on Field Programmable Logic and Applications","article-title":"Logic synthesis for universal logic cells","author":"Dresig","year":"1991"},{"year":"1985","series-title":"Spectral Techniques in Digital Logic","author":"Hurst","key":"10.1016\/0141-9331(94)90090-6_BIB7"},{"year":"1984","series-title":"A Logic Minimization Algorithms for VLSI Synthesis","author":"Brayton","key":"10.1016\/0141-9331(94)90090-6_BIB8"},{"key":"10.1016\/0141-9331(94)90090-6_BIB9","unstructured":"Almaini, A E A Electronic Logic Systems Prentice-Hall, Englewood Cliffs, NJ"},{"year":"1966","series-title":"Algebraic Structure Theory of Sequential Machines","author":"Hartmanis","key":"10.1016\/0141-9331(94)90090-6_BIB10"},{"year":"1990","series-title":"Digital Systems Design with Programmable Logic","author":"Bolton","key":"10.1016\/0141-9331(94)90090-6_BIB11"},{"key":"10.1016\/0141-9331(94)90090-6_BIB12","series-title":"Proc. European Conference on Design Automation","first-page":"65","article-title":"PLATO: A CAD tool for logic synthesis based on decomposition","author":"Luba","year":"1991"},{"year":"1991","series-title":"Xilinx Programmable Gate Array User's Guide","key":"10.1016\/0141-9331(94)90090-6_BIB13"},{"key":"10.1016\/0141-9331(94)90090-6_BIB14","series-title":"Proc. European Conference on Design Automation","first-page":"534","article-title":"Technology mapping for a two-output RAM-based field programmable gate array","author":"Filo","year":"1991"},{"key":"10.1016\/0141-9331(94)90090-6_BIB15","series-title":"Proc. Euro ASIC '91","first-page":"142","article-title":"Automatic synthesis of boolean functions on Xilinx and Actel programmable devices","author":"Sicard","year":"1991"},{"year":"1988","key":"10.1016\/0141-9331(94)90090-6_BIB16"},{"key":"10.1016\/0141-9331(94)90090-6_BIB17","series-title":"Proc. IFIP Workshop on Logic and Architecture Synthesis","first-page":"147","article-title":"A generalized decomposition of Boolean function and its application in FPGA-based synthesis","author":"Selvaraj","year":"1993"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900906?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0141933194900906?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T08:53:10Z","timestamp":1553503990000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0141933194900906"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1994,10]]},"references-count":17,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1994,10]]}},"alternative-id":["0141933194900906"],"URL":"https:\/\/doi.org\/10.1016\/0141-9331(94)90090-6","relation":{},"ISSN":["0141-9331"],"issn-type":[{"type":"print","value":"0141-9331"}],"subject":[],"published":{"date-parts":[[1994,10]]}}}