乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T10:02:24Z","timestamp":1648980144474},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Int J Syst Assur Eng Manag"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1007\/s13198-013-0170-9","type":"journal-article","created":{"date-parts":[[2013,6,22]],"date-time":"2013-06-22T05:23:13Z","timestamp":1371878593000},"page":"303-311","source":"Crossref","is-referenced-by-count":2,"title":["Flip\u2013flop selection for partial enhance scan chain using DTESFF for high transition delay fault coverage"],"prefix":"10.1007","volume":"4","author":[{"given":"Ashok Kumar","family":"Suhag","sequence":"first","affiliation":[]},{"given":"Vivek","family":"Shrivastava","sequence":"additional","affiliation":[]},{"given":"Nidhi","family":"Singh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"170_CR1","doi-asserted-by":"crossref","unstructured":"Abraham J, Goel U, Kumar A (2006) Multi-cycle sensitizable transition delay faults. In: Proceedings of VLSI test symposium, pp 306\u2013311","DOI":"10.1109\/VTS.2006.49"},{"key":"170_CR2","unstructured":"Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer, New York"},{"key":"170_CR3","unstructured":"Cheng K-T et al (1991) A partial enhanced scan approach to robust delay-fault test generation for sequential circuits. In: Proceedings of international test conference, pp 403\u2013410"},{"key":"170_CR4","unstructured":"Chao H, Singh AD, Singh V (2011) Efficient partial enhanced scan for high coverage delay testing. In: Proceeding of IEEE 43rd southeastern symposium on system theory (SSST), pp 243\u2013248"},{"key":"170_CR5","doi-asserted-by":"crossref","unstructured":"Deepak KG, Reyna R, Singh V, Singh AD (2009) Leveraging partially enhanced scan for improved observability in delay fault testing. In: Asian test symposium ATS 2009, pp 237\u2013240","DOI":"10.1109\/ATS.2009.78"},{"key":"170_CR6","doi-asserted-by":"crossref","unstructured":"Devtaprasanna N, Gunda A, Krishnamurthy P, Reddy SM, Pomeranz I (2005) Methods for improving transition delay fault coverage using broadside tests. In: Proceedings of international test conference, pp 256\u2013265","DOI":"10.1109\/TEST.2005.1583983"},{"key":"170_CR7","unstructured":"EEDesign Article (2002) Delay-fault testing mandatory, author claims, Dec. http:\/\/www.eedesign.com\/story\/OEG20021204S0029 . Accessed Jan 2011"},{"key":"170_CR8","unstructured":"EETimes Article (2003) Scan-based transition-fault test can do job, Oct. http:\/\/www.eetimes.com\/story\/OEG20031024S0028 . Accessed Jan 2011"},{"key":"170_CR9","doi-asserted-by":"crossref","unstructured":"Hawkins C, Keshavarzi A, Segura J (2003) A view from the bottom: Nanometer technology AC parametric failures\u2014why, where, and how to detect. In: Proceedings of international symposium on defect fault tole, pp 267\u2013276","DOI":"10.1109\/DFTVS.2003.1250121"},{"key":"170_CR10","doi-asserted-by":"crossref","unstructured":"Hurst JP, Kanopoulos N (1995) Flip\u2013flop sharing in standard scan path to enhance delay fault testing of sequential circuits. In: Proceedings Asian test symposium, pp 346\u2013352","DOI":"10.1109\/ATS.1995.485359"},{"key":"170_CR11","doi-asserted-by":"crossref","unstructured":"Kumar R, Bollapalli KC, Garg R, Soni T, Khatri SP (2009) A robust pulsed flip\u2013flop and its use in enhanced scan design, IEEE international conference on computer design (ICCD), pp 97\u2013102","DOI":"10.1109\/ICCD.2009.5413168"},{"issue":"5","key":"170_CR12","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"6","author":"CJ Lin","year":"1987","unstructured":"Lin CJ, Reddy SM (1987) On delay fault testing in logic circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 6(5):694\u2013703","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"issue":"3","key":"170_CR13","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1109\/MDT.2004.17","volume":"21","author":"T Mak","year":"2004","unstructured":"Mak T, Krstic A, Cheng KT, Wang LC (2004) New challenges in delay testing of nanometer, multigigahertz designs. IEEE Des Test Comput 21(3):241\u2013247","journal-title":"IEEE Des Test Comput"},{"issue":"9","key":"170_CR14","doi-asserted-by":"crossref","first-page":"1265","DOI":"10.1109\/TVLSI.2009.2022083","volume":"18","author":"K Namba","year":"2010","unstructured":"Namba K, Ikeda T, Ito H (2010) Construction of SEU tolerant flip\u2013flops allowing enhanced scan delay fault testing. IEEE Trans Very Large Scale Integr VLSI Syst 18(9):1265\u20131276","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"170_CR15","doi-asserted-by":"crossref","unstructured":"Nassif S (2000) Delay variability: sources, impacts and trends. In: Proceedings of international solid state circuits conference, pp 368\u2013369","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"170_CR16","doi-asserted-by":"crossref","unstructured":"Patil S, Savir J (1992) Skewed-load transition test: part II, coverage. In: Proceedings of international test conference, p 714","DOI":"10.1109\/TEST.1992.527893"},{"issue":"99","key":"170_CR17","first-page":"1","volume":"PP","author":"S Pei","year":"2011","unstructured":"Pei S, Li H, Li X (2011) Flip\u2013flop selection for partial enhanced scan to reduce transition test data volume. IEEE Trans Very Large Scale Integr VLSI Syst PP(99):1\u201313","journal-title":"IEEE Trans Very Large Scale Integr VLSI Syst"},{"key":"170_CR18","doi-asserted-by":"crossref","unstructured":"Savir J (1992) Skewed-load transition test: part I, calculus. In: Proceedings of international test conference, p 705","DOI":"10.1109\/TEST.1992.527892"},{"key":"170_CR19","doi-asserted-by":"crossref","unstructured":"Savir J, Patil S (1994) On broad-side delay test. Very Large Scale Integration (VLSI) Systems 2, 368","DOI":"10.1109\/92.311647"},{"key":"170_CR20","doi-asserted-by":"crossref","unstructured":"Saxena J, Butler KM, Gatt J, Raghuraman R, Kumar SP, Basu S, Campbell DJ, Berech J (2002) Scan-based transition fault testing\u2014implementation and low cost test challenges. In: Proceedings of international test conference, pp 1120\u20131129","DOI":"10.1109\/TEST.2002.1041869"},{"key":"170_CR21","doi-asserted-by":"crossref","unstructured":"Seongmoon W, Xiao L, Chakradhar ST (2004) Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets. In: Proceedings of design, automation and test in Europe, pp 1296\u20131301","DOI":"10.1109\/DATE.2004.1269074"},{"key":"170_CR22","unstructured":"Suhag AK, Shrivastava V (2011) Delay testable enhanced scan flip\u2013flop: DFT for high fault coverage. In: Proceedings of international symposium on electronic system design (ISED), pp 129\u2013133"},{"issue":"3","key":"170_CR23","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1007\/s13198-012-0124-7","volume":"3","author":"AK Suhag","year":"2012","unstructured":"Suhag AK, Shrivastava V (2012) Performance evaluation of delay testable enhanced scan flip\u2013flop. Int J Syst Assur Eng Manag 3(3):169\u2013174","journal-title":"Int J Syst Assur Eng Manag"},{"key":"170_CR24","doi-asserted-by":"crossref","unstructured":"TekuMalla RC et al (1997) Delay testing with clock control: an alternative to enhanced scan. In: Proceedings of international test conference, pp 454\u2013462","DOI":"10.1109\/TEST.1997.639651"},{"key":"170_CR25","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/MDT.1987.295104","volume":"4","author":"JA Waicukauski","year":"1987","unstructured":"Waicukauski JA, Lindbloom E, Rosen B, Iyengar V (1987) Transition fault simulation. IEEE Des Test Comput 4:32\u201338","journal-title":"IEEE Des Test Comput"},{"key":"170_CR26","doi-asserted-by":"crossref","unstructured":"Wang S, Wei W (2008) Low overhead partial enhanced scan technique for compact and high fault coverage transition delay test patterns. In: Proceedings of European test symposium, pp 125\u2013130","DOI":"10.1109\/ETS.2008.12"},{"key":"170_CR27","unstructured":"Wang S, Liu X, Chakradhar ST (2004) Hybrid delay scan: a low hardware overhead scan-based delay test technique for high fault coverage and compact test sets. In: Proceedings of design, automation and test in Europe, pp 1296\u20131301"},{"key":"170_CR28","unstructured":"Xu G, Singh AD (2006) Low cost launch-on-shift delay test with slow scan enable. In: Proceedings of European test symposium, pp 9\u201314"},{"key":"170_CR29","unstructured":"Xu G, Singh AD (2007) Achieving high transition delay fault coverage with partial DTSFF Scan Chains. In: Proceedings of international test conference, pp 1\u20139"},{"key":"170_CR30","doi-asserted-by":"crossref","unstructured":"Zhang Z, Reddy SM, Pomeranz I, Lin X, Rajski J (2006) Scan tests with multiple fault activation cycles for delay faults. In: Proceedings of VLSI test symposium, pp 343\u2013348","DOI":"10.1109\/VTS.2006.91"}],"container-title":["International Journal of System Assurance Engineering and Management"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-013-0170-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s13198-013-0170-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s13198-013-0170-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,26]],"date-time":"2022-02-26T02:12:42Z","timestamp":1645841562000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s13198-013-0170-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["170"],"URL":"https:\/\/doi.org\/10.1007\/s13198-013-0170-9","relation":{},"ISSN":["0975-6809","0976-4348"],"issn-type":[{"value":"0975-6809","type":"print"},{"value":"0976-4348","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6,23]]}}}