{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,1]],"date-time":"2022-06-01T20:51:35Z","timestamp":1654116695581},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T00:00:00Z","timestamp":1201564800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Real-Time Image Proc"],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1007\/s11554-008-0071-3","type":"journal-article","created":{"date-parts":[[2008,1,28]],"date-time":"2008-01-28T09:50:05Z","timestamp":1201513805000},"page":"21-32","source":"Crossref","is-referenced-by-count":29,"title":["A coarse-grain reconfigurable architecture for multimedia applications featuring subword computation capabilities"],"prefix":"10.1007","volume":"3","author":[{"given":"Claudio","family":"Brunelli","sequence":"first","affiliation":[]},{"given":"Fabio","family":"Garzia","sequence":"additional","affiliation":[]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,1,29]]},"reference":[{"key":"71_CR1","doi-asserted-by":"crossref","unstructured":"Todman, T.J., Constantinides, G.A., Wilton, S.J.E., Mencer, O., Luk, W., Cheung, P.Y.K.: Reconfigurable computing: architectures and design methods. IEE Proc. Comput. Digit. Technol. 152(2) (2005)","DOI":"10.1049\/ip-cdt:20045086"},{"key":"71_CR2","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. In: Proc. of FPL 2003, pp. 61\u201370","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"71_CR3","doi-asserted-by":"crossref","unstructured":"Vassiliadis, S., Silc, J., Wong, S., Gaydadjiev, G., Bertels, K., Kuzmanov, G., Moscu Panainte, E.: The MOLEN polymorphic processor. IEEE Trans. Comput. (53)11 (2004)","DOI":"10.1109\/TC.2004.104"},{"key":"71_CR4","doi-asserted-by":"crossref","unstructured":"Mirsky, E., DeHon, A.: MATRIX: a reconfigurable computing architecture with configurable instruction and deployable resources. In: Proc. of the 1996 IEEE Symposium on FPGAs for Custom Computing Machines (FCCM\u201996, April 1996)","DOI":"10.1109\/FPGA.1996.564808"},{"key":"71_CR5","unstructured":"Ristimaki, T., Nurmi, J.: Reprogrammable algorithm accelerator ip block. In: Proc. IFIP VLSI-SOC, pp. 228\u2013232 (2003)"},{"key":"71_CR6","unstructured":"Miyamori, T., Olukotun, K.: A quantitative analisys of reconfigurable coprocessors for multimedia applications. In: Proc. IEEE Symposium on FPGAs for Custom Computing Machines, pp. 2\u201311 (1998)"},{"key":"71_CR7","unstructured":"Heysters, P.M., Rauwerda, G.K., Smit, L.T.: A Flexible, Low Power, High Performance DSP IP Core for Programmable Systems-on-Chip. Visited on Jan 2007 http:\/\/www.us.design-reuse.com\/articles\/article12159.html"},{"key":"71_CR8","doi-asserted-by":"crossref","unstructured":"Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Reed Taylor, R.: PipeRench: a reconfigurable architecture and compiler. IEEE Comput. 70\u201377 (2000)","DOI":"10.1109\/2.839324"},{"key":"71_CR9","unstructured":"http:\/\/www.siliconhive.com"},{"key":"71_CR10","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, pp. 12\u201321, April 1997"},{"key":"71_CR11","unstructured":"Hartenstein, R., Hertz, M., Hoffmann, T., Nageldinger, U.: Using the Kress array for reconfigurable computing. In: Proc. SPIE 3526, Bellingham, pp. 150\u2013161, 2\u20133 Nov 1998"},{"key":"71_CR12","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F.G., Bagherzadeh, N., Lang, T., Heaton, R., Filho, E.M.C.: MorphoSys: an integrated re-configurable architecture. In: Proc. of the NATO Symposium on System Concepts and Integration, Monterey, April 1998"},{"key":"71_CR13","doi-asserted-by":"crossref","unstructured":"Campi, F., Mucci, C.: Run-time reconfigurable processors. In: Nurmi, J. (ed.) Processor Design-System-On-Chip Computing for ASICs and FPGAs, pp. 177\u2013208. Springer, Heidelberg (2007)","DOI":"10.1007\/978-1-4020-5530-0_9"},{"key":"71_CR14","unstructured":"Brunelli, C., Cinelli, F., Nurmi, J.: A vhdl model and implementation of a coarse-grain reconfigurable coprocessor for a risc core. In: Proc. of the 2nd Conference on Ph.D. Research in MicroElectronics and Electronics (PRIME), pp. 229\u2013232, June 2006"},{"key":"71_CR15","doi-asserted-by":"crossref","unstructured":"Major, A., Nousias, I., Khawam, S., Milward, M., Yi, Y., Arslan, T.: H.264\/AVC in-loop de-blocking filter targeting a dynamically reconfigurable instruction cell architecture. In: Proc. of the NASA\/ESA Conference on Adaptive Hardware and Systems(AHS 2007), Edinburgh, August 2007","DOI":"10.1109\/AHS.2007.58"},{"key":"71_CR16","unstructured":"Becker, J., Thomas, A., Vorbach, M., Baumgarte, V.: An industrial\/academic Configurable System-on-Chip Project (CsoC): coarse-grain XPP-\/Leon-based architecture integration. In: Proc. from Design, Automation and Test in Europe Conference and Exhibition (DATE\u201903), Munich, 03\u201307 March 2003"},{"key":"71_CR17","unstructured":"http:\/\/www.altera.com\/products\/devices\/stratix2\/features\/dsp\/st2- dsp_block.html"},{"key":"71_CR18","unstructured":"http:\/\/coffee.tut.fi"},{"key":"71_CR19","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F.G., Bagherzadeh, N.: MorphoSys: an reconfigurable architecture for multimedia applications. In: Proc. of the XI Brazilian Symposium on Integrated Circuit Design, Rio De Janeiro, Brasil, p. 134, September 1998"},{"key":"71_CR20","unstructured":"Lu, G., Singh, H., Ming-Hau, L., Bagherzadeh, N., Kurdahi, F.J., Filho, E.M.C., Castro-Alves, V.: The MorphoSys dynamically reconfigurable System-on-Chip. In: Proc. of the First NASA\/DoD Workshop on Evolvable Hardware, Pasadena, pp. 152\u2013160, July 1998"},{"key":"71_CR21","unstructured":"Kamalizad, A.H., Pan, C., Bagherzadeh, N.: Fast parallel FFT on a reconfigurable computation platform. In: Proc. of the 15th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD03), Sao Paulo, p. 254, November 2003"},{"key":"71_CR22","unstructured":"Veredas, F.J., Scheppler, M., Moffat, W., Bingfeng, M.: Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes. In: Proc. of the International Conference on Field Programmable Logic and Applications (FPL2005), Tampere, pp. 106\u2013111, August 2005"},{"key":"71_CR23","unstructured":"Heysters, P.M., Smith, G.J.M.: Mapping of DSP algorithms on the montium architecture. In: Proc. of the Parallel and Distributed Processing Symposium (IPDPS2003), Nice, p. 6, April 2003"},{"key":"71_CR24","unstructured":"Garzia, F., Brunelli, C., Nurmi, J.: Implementation of a 2D low-pass image filtering algorithm on a reconfigurable device. In: Proc. of the ReCoSoC 2007, Montpellier, pp. 166\u2013170, 18\u201320 June 2007"},{"key":"71_CR25","unstructured":"Brunelli, C., Salmela, P., Takala, J., Nurmi, J.: A flexible multiplier for media processing. In: Proc. of the SiPS\u201905 conference, Athens, 2\u20134 November 2005"},{"key":"71_CR26","unstructured":"Brunelli, C., Cinelli, F., Rossi, D., Nurmi, J.: A VHDL model and implementation of a coarse-grain reconfigurable coprocessor for a RISC core. In: Proc. of the PRIME 2006 Conference, Otranto, pp 229\u2013232, 12\u201315 June 2006"}],"container-title":["Journal of Real-Time Image Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0071-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11554-008-0071-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11554-008-0071-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T15:03:42Z","timestamp":1559574222000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11554-008-0071-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1,29]]},"references-count":26,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2008,3]]}},"alternative-id":["71"],"URL":"https:\/\/doi.org\/10.1007\/s11554-008-0071-3","relation":{},"ISSN":["1861-8200","1861-8219"],"issn-type":[{"value":"1861-8200","type":"print"},{"value":"1861-8219","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1,29]]}}}