{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T03:10:36Z","timestamp":1648609836225},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,10,13]],"date-time":"2011-10-13T00:00:00Z","timestamp":1318464000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1007\/s11265-011-0628-4","type":"journal-article","created":{"date-parts":[[2011,10,12]],"date-time":"2011-10-12T16:24:04Z","timestamp":1318436644000},"page":"391-399","source":"Crossref","is-referenced-by-count":1,"title":["Low-Power High-Speed Hybrid Wave-Pipeline Architectures for Binary Morphological Dilation"],"prefix":"10.1007","volume":"68","author":[{"given":"Mahdiye","family":"Hajirahimi","sequence":"first","affiliation":[]},{"given":"Abdolreza","family":"Nabavi","sequence":"additional","affiliation":[]},{"given":"Ehsanolah","family":"Kabir","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,10,13]]},"reference":[{"key":"628_CR1","volume-title":"Image analysis and mathematical morphology","author":"J Serra","year":"1982","unstructured":"Serra, J. (1982). Image analysis and mathematical morphology. New York: Academic."},{"key":"628_CR2","unstructured":"Yu, H. G. (2004). Morphological image segmentation for co-aligned multiple images using watersheds transformation, MS thesis, September."},{"key":"628_CR3","unstructured":"Gonzalez, R. C., & Woods, R. E. (2002). Digital Image Processing, 2nd ed., Prentice Hall, Upper Saddle River, NJ."},{"key":"628_CR4","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1007\/978-1-4615-8282-3_13","volume-title":"Advances in digital image processing","author":"M Duff","year":"1979","unstructured":"Duff, M. (1979). Parallel processor for digital image processing. In P. Stucki (Ed.), Advances in digital image processing (pp. 265\u2013279). New York: Plenum."},{"key":"628_CR5","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/TC.1980.1675684","volume":"C-29","author":"KE Batcher","year":"1980","unstructured":"Batcher, K. E. (1980). Design of a massively parallel processor. IEEE Transactions on Computer, C-29, 836\u2013840.","journal-title":"IEEE Transactions on Computer"},{"key":"628_CR6","unstructured":"Wilson, S. (1985). The pixie-5000_A Systolic Array processor. In Proc. IEEE Comput. Soc. Workshop Comp. Architecture for pattern analysis and image database management, Miami Beach, FL, Nov. 18\u201320, pp. 477\u2013483."},{"key":"628_CR7","unstructured":"Kimmel, M. J., Jaffe, R. S., Mandeville, J. R., & Lavin, M. A. (1985). MITE: Morphic Image transform Engine, An Architecture for Reconfigurable Pipelines Of neighborhood Processor. In Proc. IEEE Comput. Soc. Workshop Comp. architecture For Pattern Analysis and Image Database Management, Miami Beach, FL, Nov. 18\u201320, pp. 493\u2013500."},{"key":"628_CR8","unstructured":"Lougheed, R. M., McCubbrey, D. L., & Sternberg, S. R. (1980). Cyto computer: Architectures for parallel image processing. In Proc. of the Workshop on picture Data Description and Management, Asilomar, CA, Aug. 27\u201328, pp. 281\u2013286."},{"issue":"1","key":"628_CR9","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/76.134373","volume":"2","author":"ACP Loui","year":"1992","unstructured":"Loui, A. C. P., Venetsanopoulos, A. N., & Smith, K. C. (1992). Flexible architecture for morphological image processing and analysis. IEEE Transactions on Circuits and Systems for Video Technology, 2(1), 72\u201383.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"628_CR10","doi-asserted-by":"crossref","first-page":"79","DOI":"10.1023\/A:1008177620106","volume":"25","author":"EN Malamas","year":"2000","unstructured":"Malamas, E. N., & Malamos, A. G. (2000). Fast implementation of binary morphological operations on hardware-efficient systolic architectures. Journal of VLSI Signal Processing, 25, 79\u201393.","journal-title":"Journal of VLSI Signal Processing"},{"key":"628_CR11","doi-asserted-by":"crossref","first-page":"3431","DOI":"10.1109\/ISCAS.2005.1465366","volume":"4","author":"H Hedberg","year":"2005","unstructured":"Hedberg, H., Kristensen, F., Nilsson, P., & Owall, V. (2005). A low complexity architecture for binary image erosion and dilation using structuring element decomposition. IEEE International Symposium on Circuits and Systems (ISCAS), 4, 3431\u20133434.","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"issue":"12","key":"628_CR12","doi-asserted-by":"crossref","first-page":"1764","DOI":"10.1109\/TCSI.2002.805705","volume":"49","author":"J Nyathi","year":"2002","unstructured":"Nyathi, J., & Delgado-Frias, J. G. (2002). A hybrid wave pipelined network router. IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, 49(12), 1764\u20131772.","journal-title":"IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications"},{"key":"628_CR13","unstructured":"Lowe, J. (2004). A high-performance, hybrid wave-pipelined linear feedback shift register with skew tolerant clocks, MS Thesis, Washington State University School of Electrical Engineering and Computer Science, August."},{"key":"628_CR14","unstructured":"Tatapudi, S. B., & Delgado-Frias, J. G. (2005) A Pipelined Multiplier Using A Hybrid Wave-Pipelining Scheme, Intl. Conf. Computer Design (CDES), June."},{"key":"628_CR15","doi-asserted-by":"crossref","unstructured":"Tatapudi, S. B., & Delgado-Frias, J. G. (2005). A high performance hybrid wave-pipelined multiplier. Proceedings of the IEEE Computer Society Annual Symp. on VLSI, New Frontiers in VLSI Design.","DOI":"10.1109\/ISVLSI.2005.7"},{"issue":"3","key":"628_CR16","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1109\/92.711317","volume":"6","author":"WP Burleson","year":"1998","unstructured":"Burleson, W. P., Ciesielski, M., Klass, F., & Liu, W. (1998). Wave-pipelining: a tutorial and research survey. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(3), 464\u2013474.","journal-title":"IEEE Transactions on VLSI Systems"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0628-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-011-0628-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0628-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T11:03:16Z","timestamp":1560769396000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-011-0628-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,13]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["628"],"URL":"https:\/\/doi.org\/10.1007\/s11265-011-0628-4","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10,13]]}}}