{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T12:41:03Z","timestamp":1648644063065},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1007\/s11265-008-0263-x","type":"journal-article","created":{"date-parts":[[2008,9,15]],"date-time":"2008-09-15T15:16:34Z","timestamp":1221491794000},"page":"69-85","source":"Crossref","is-referenced-by-count":2,"title":["Design Trade-offs in Customized On-chip Crossbar Schedulers"],"prefix":"10.1007","volume":"58","author":[{"given":"Jae Young","family":"Hur","sequence":"first","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]},{"given":"Todor","family":"Stefanov","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,9,16]]},"reference":[{"issue":"2","key":"263_CR1","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/90.769767","volume":"7","author":"N. Mckeown","year":"1999","unstructured":"Mckeown, N. (1999). The iSLIP scheduling algorithm for input-queued switches. IEEE\/ACM Transaction on Networking (TON), 7(2), 188\u2013201, April.","journal-title":"IEEE\/ACM Transaction on Networking (TON)"},{"issue":"1","key":"263_CR2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T. Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., & Mahadevan, S. (2006). A survey of research and practices of network-on-chip. ACM Computing Surveys, 38(1), 1\u201351, March.","journal-title":"ACM Computing Surveys"},{"key":"263_CR3","doi-asserted-by":"crossref","unstructured":"Vassiliadis, S., & Sourdis, I. (2006). FLUX networks: Interconnects on demand. In Proceedings of international conference on computer systems architectures modelling and simulation (IC-SAMOS\u201906) (pp. 160\u2013167), July.","DOI":"10.1109\/ICSAMOS.2006.300823"},{"issue":"10","key":"263_CR4","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1016\/j.sysarc.2007.01.006","volume":"53","author":"S. Vassiliadis","year":"2007","unstructured":"Vassiliadis, S., & Sourdis, I. (2007). FLUX interconnection networks on demand. Journal of Systems Architecture, 53(10), 777\u2013793, October.","journal-title":"Journal of Systems Architecture"},{"issue":"1","key":"263_CR5","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F. Moraes","year":"2004","unstructured":"Moraes, F., Calazans, N., Mello, A., M\u00f6ller, L., & Ost, L. (2004). HERMES: An infrastructure for low area overhead packet-switching netwoks on chip. Integration, The VLSI Journal, 38(1), 69\u201393, October.","journal-title":"Integration, The VLSI Journal"},{"issue":"1","key":"263_CR6","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1016\/j.vlsi.2004.03.002","volume":"38","author":"T. Marescaux","year":"2004","unstructured":"Marescaux, T., Nollet, V., Mignolet, J.-Y., Moffat, A. B. W., Avasare, P., Coene, P., et al. (2004). Run-time support for heterogeneous multitasking on reconfigurable SoCs. Integration, The VLSI Journal, 38(1), 107\u2013130.","journal-title":"Integration, The VLSI Journal"},{"key":"263_CR7","doi-asserted-by":"crossref","unstructured":"Sethuraman, B., Bhattacharya, P., Khan, J., & Vemuri, R. (2005). LiPaR: A lightweight parallel router for FPGA based networks on chip. In Proceedings of the great lakes symposium on VLSI (GLSVLSI\u201905) (pp. 452\u2013457), April.","DOI":"10.1145\/1057661.1057769"},{"issue":"4","key":"263_CR8","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1049\/ip-cdt:20045016","volume":"152","author":"T.A. Bartic","year":"2005","unstructured":"Bartic, T. A., Mignolet, J.-Y., Nollet, V., Marescaux, T., Verkest, D., Vernalde, S., et al. (2005). Topology adaptive network-on-chip design and implementation. IEE Proceedings. Computers and Digital Techniques, 152(4), 467\u2013472, July.","journal-title":"IEE Proceedings. Computers and Digital Techniques"},{"key":"263_CR9","doi-asserted-by":"crossref","unstructured":"Brebner, G., & Levi, D. (2003). Networking on chip with platform FPGAs. In Proceedings of the IEEE international conference on field-programmable technology (FPT\u201903) (pp. 13\u201320), December.","DOI":"10.1109\/FPT.2003.1275726"},{"key":"263_CR10","doi-asserted-by":"crossref","unstructured":"Srinivasan, K., & Chatha, K. S. (2005) A low complexity heuristic for design of custom network-on-chip architectures. In Proceedings of international conference on design, automation and test in Europe (DATE\u201906) (pp. 130\u2013135), March.","DOI":"10.1109\/DATE.2006.244034"},{"key":"263_CR11","doi-asserted-by":"crossref","unstructured":"Murali, S., & Micheli, G. D. (2005) An application-specific design methodology for STbus crossbar generation. In Proceedings of international conference on design, automation and test in Europe (DATE\u201905) (pp. 1176\u20131181), March.","DOI":"10.1109\/DATE.2005.50"},{"key":"263_CR12","doi-asserted-by":"crossref","unstructured":"Loghi, M., Angiolini, F., Bertozzi, D., Benini, L., & Zafalon,\u00a0R. (2004). Analyzing on-chip communication in a MPSoC environment. In Proceedings of international conference on design, automation and test in Europe (DATE\u201904) (pp. 752\u2013757), February.","DOI":"10.1109\/DATE.2004.1268966"},{"issue":"7","key":"263_CR13","doi-asserted-by":"crossref","first-page":"1283","DOI":"10.1109\/TCAD.2006.888284","volume":"26","author":"S. Murali","year":"2007","unstructured":"Murali, S., Benini, L., & Micheli, G. D. (2007). An application-specific design methodology for on-chip crossbar generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(7), 1283\u20131296, July.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"263_CR14","unstructured":"Pasricha, S., Dutt, N., & Ben-Romdhane, M., (2006). Constraint-driven bus matrix synthesis for MPSoC. In Proceedings of 11th Asia and South Pacific design automation conference (ASP-DAC\u201906) (pp. 30\u201335), January."},{"issue":"1","key":"263_CR15","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/40.748793","volume":"19","author":"P. Gupta","year":"1999","unstructured":"Gupta, P., & McKeown, N. (1999). Designing and implementing a fast crossbar scheduler. IEEE Micro, 19(1), 203\u2013289, January\u2013February.","journal-title":"IEEE Micro"},{"key":"263_CR16","doi-asserted-by":"crossref","unstructured":"Nikolov, H., Stefanov, T., & Deprettere, E. (2006). Multi-processor system design with ESPAM. In Proceedings of the 4th IEEE\/ACM\/IFIP international conference on HW\/SW codesign and system synthesis (CODES-ISSS\u201906) (pp. 211\u2013216), October.","DOI":"10.1145\/1176254.1176306"},{"key":"263_CR17","unstructured":"Nikolov, H., Stefanov, T., & Deprettere, E. (2006). Efficient automated synthesis, programming, and implementation of multi-processor platforms on FPGA chips. In Proceedings of 16th international conference on field programmable logic and applications (FPL\u201906) (pp. 323\u2013328), August."},{"issue":"3","key":"263_CR18","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/TCAD.2007.911337","volume":"27","author":"H. Nikolov","year":"2008","unstructured":"Nikolov, H., Stefanov, T., & Deprettere, E. (2008). Systematic and automated multi-processor system design, programming, and implementation. IEEE Transactions on Computer-Aided Design of Integrated Circuits, 27(3), 542\u2013555, March.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits"},{"key":"263_CR19","doi-asserted-by":"crossref","unstructured":"Kienhuis, B., Rijpkema, E., & Deprettere, E. (2000). COMPAAN: Deriving process networks from Matlab for embedded signal processing architectures. In Proceedings of 8th international workshop on hardware\/software codesign (CODES\u20192000) (pp. 13\u201317), May.","DOI":"10.1145\/334012.334015"},{"key":"263_CR20","doi-asserted-by":"crossref","unstructured":"de Kock, E. A., Essink, G., Smits, W. J. M., van der Wolf, P., Brunel, J.-Y., Kruijtzer, W. M., et al. (2000). YAPI: Application modeling for signal processing systems. In Proceedings of the 37th design automation conference (DAC\u201900) (pp. 402\u2013405), June.","DOI":"10.1145\/337292.337511"},{"key":"263_CR22","doi-asserted-by":"crossref","unstructured":"Hur, J. Y., Stefanov, T., Wong, S., & Vassiliadis, S. (2007). Customizing reconfigurable on-chip crossbar scheduler. In Proceedings of IEEE 18th international conference on application-specific systems, architectures and processors (ASAP\u201907) (pp. 210\u2013215), July.","DOI":"10.1109\/ASAP.2007.4429982"},{"issue":"2","key":"263_CR23","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1109\/TPDS.2005.22","volume":"16","author":"D. Bertozzi","year":"2005","unstructured":"Bertozzi, D., Jalabert, A., Murali, S., Tamhankar, R., Stergiou, S., Benini, L., et al. (2005). NoC synthesis flow for customized domain specific multiprocessor systems-on-chip. IEEE Transactions on Parallel and Distributed Systems, 16(2), 113\u2013129, February.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"263_CR24","doi-asserted-by":"crossref","unstructured":"Chang, K.-C., Shen, J.-S., & Chen, T.-F. (2006). Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs. In Proceedings of the 43th design automation conference (DAC\u201906) (pp. 143\u2013148), July.","DOI":"10.1145\/1146909.1146950"},{"key":"263_CR25","doi-asserted-by":"crossref","unstructured":"Hur, J. Y., Stefanov, T., Wong, S., & Vassiliadis, S. (2007). Systematic customization of on-chip crossbar interconnects. In Proceedings of international workshop on applied reconfigurable computing (ARC\u201907) (pp. 61\u201372), March.","DOI":"10.1007\/978-3-540-71431-6_6"},{"issue":"2","key":"263_CR26","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1016\/S0164-1212(02)00068-7","volume":"66","author":"R.O. Baldwin","year":"2003","unstructured":"Baldwin, R. O., Davis IV, N. J., Midkiff, S. F., & Kobza, J. E. (2003). Queueing network analysis: Concepts, terminology, and methods. The Journal of Systems and Software, 66(2), 99\u2013117, May.","journal-title":"The Journal of Systems and Software"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0263-x.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T20:59:45Z","timestamp":1557781185000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0263-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9,16]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,1]]}},"alternative-id":["263"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0263-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,9,16]]}}}