乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T05:31:34Z","timestamp":1736487094788,"version":"3.32.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2006,7,25]],"date-time":"2006-07-25T00:00:00Z","timestamp":1153785600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2006,9]]},"DOI":"10.1007\/s11265-006-8535-9","type":"journal-article","created":{"date-parts":[[2006,7,26]],"date-time":"2006-07-26T03:59:26Z","timestamp":1153886366000},"page":"195-217","source":"Crossref","is-referenced-by-count":5,"title":["A Low Complexity and Low Power SoC Design Architecture for Adaptive MAI Suppression in CDMA Systems"],"prefix":"10.1007","volume":"44","author":[{"given":"Yuanbin","family":"Guo","sequence":"first","affiliation":[]},{"given":"Joseph R.","family":"Cavallaro","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2006,7,25]]},"reference":[{"key":"8535_CR1","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/26.52662","volume":"38","author":"M. K. Varanasi","year":"1990","unstructured":"M. K. Varanasi and B. Aazhang, \u201cMultistage Detection in Asynchronous Code-Division Multiple-Access Communications,\u201d IEEE Trans. Commun., vol. 38, pp. 509\u2013519, Apr, 1990.","journal-title":"IEEE Trans. Commun."},{"key":"8535_CR2","doi-asserted-by":"crossref","first-page":"725","DOI":"10.1109\/26.87163","volume":"39","author":"M. K. Varanasi","year":"1991","unstructured":"M. K. Varanasi and B. Aazhang, \u201cNear-Optimum Detection in Synchronous Code-Division Multiple-Access Systems,\u201d IEEE. Trans. Commun., vol. 39, pp. 725\u2013736, 1991.","journal-title":"IEEE. Trans. Commun."},{"key":"8535_CR3","unstructured":"G. Xu and J. R. Cavallaro, \u201cReal-Time Implementation of Multistage Algorithm for Next Generation Wideband CDMA Systems,\u201d Proc. ASPA, IX, SPIE, vol. 3807, Denver, Colorado, pp. 62-73, July, 1999."},{"key":"8535_CR4","unstructured":"Q. Sun and D. C. Cox, \u201cA Pipelined Multi-Stage Parallel Interference Canceller for CDMA with Realistic Channel Estimation,\u201d IEEE Wireless Communications and Networking Conference, no. 1, pp. 294-298, March, 2002."},{"key":"8535_CR5","doi-asserted-by":"crossref","first-page":"503","DOI":"10.1109\/26.664306","volume":"46","author":"M. J. Juntti","year":"1998","unstructured":"M. J. Juntti, B. Aazhang, and J. O. Lilleberg, \u201cIterative Implementation of Linear Multiuser Detection for Dynamic Asynchronous CDMA Systems,\u201d IEEE Trans. Commun., vol. 46, pp. 503\u2013508, Apr, 1998.","journal-title":"IEEE Trans. Commun."},{"key":"8535_CR6","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/26.659484","volume":"46","author":"D. Divsalar","year":"1998","unstructured":"D. Divsalar, M. K. Simon, and D. Raphaeli, \u201cImproved Parallel Interference Cancellation for CDMA,\u201d IEEE Trans. Commun., vol. 46, pp. 258\u2013268, Feb, 1998.","journal-title":"IEEE Trans. Commun."},{"key":"8535_CR7","doi-asserted-by":"crossref","first-page":"613","DOI":"10.1109\/49.761040","volume":"17","author":"N. Correal","year":"1999","unstructured":"N. Correal, R. M. Buehrer, and B. D. Woerner, \u201cA DSP-Based DS-CDMA Multiuser Receiver Employing Partial Parallel Interference Cancellation,\u201d IEEE J. Sel. Areas Commun. (JSAC), vol. 17, pp. 613\u2013630, Apr, 1999.","journal-title":"IEEE J. Sel. Areas Commun. (JSAC)"},{"key":"8535_CR8","doi-asserted-by":"crossref","first-page":"1815","DOI":"10.1109\/49.793316","volume":"17","author":"G. Xue","year":"1999","unstructured":"G. Xue, J. Weng, T. L. Ngoc, and S. Tahar, \u201cAdaptive Multistage Parallel Interference Cancellation for CDMA,\u201d IEEE J. Sel. Areas Commun., vol. 17, pp. 1815\u20131827, Oct, 1999.","journal-title":"IEEE J. Sel. Areas Commun."},{"key":"8535_CR9","unstructured":"Y. Guo, G. Xu, D. McCain, and J. Cavallaro, \u201cRapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA Wireless System Using Precision-C Synthesizer,\u201d Proc. IEEE Intl. Workshop on Rapid System Prototyping\u201903, San Diego, California, pp. 179\u2013185, June, 2003."},{"key":"8535_CR10","first-page":"2171","volume":"2","author":"Y. Guo","year":"2003","unstructured":"Y. Guo, J. Zhang, D. McCain, and J. R. Cavallaro, \u201cScalable FPGA Architectures for LMMSE-Based SIMO Chip Equalizer in HSDPA Downlink,\u201d IEEE Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 2171\u20132175, Monterey, California, Nov, 2003.","journal-title":"IEEE Asilomar Conference on Signals, Systems and Computers"},{"key":"8535_CR11","doi-asserted-by":"crossref","unstructured":"Y. Lee and V. K. Jain, \u201cVLSI Architecture for an Advanced DS\/CDMA Wireless Communication Receiver,\u201d Proc. of IEEE International Conference on Innovative Systems in Silicon, pp. 237\u2013247, Oct, 1997.","DOI":"10.1109\/ICISS.1997.630266"},{"key":"8535_CR12","doi-asserted-by":"crossref","unstructured":"S. Das, C. Sengupta, and J. R. Cavallaro, \u201cHardware Design Issues for a Mobile Unit for Next Generation CDMA Systems,\u201d Proc. SPIE Conf. Advanced Signal Processsing: algorithms, architectures and implementations, vol.3461, San Diego, California, July, 1998.","DOI":"10.1117\/12.325707"},{"key":"8535_CR13","unstructured":"S. Rajagopal, B. A. Jones, and J. R. Cavallaro, \u201cTask Partitioning Wireless Base-Station Receiver Algorithms on Multiple DSPs and FPGAs,\u201d International Conference on Signal Processing Applications and Technology (ICSPAT), Dallas, Texas, October, 2000."},{"issue":"11","key":"8535_CR14","doi-asserted-by":"crossref","first-page":"1455","DOI":"10.1109\/82.735357","volume":"45","author":"S. Kim","year":"1998","unstructured":"S. Kim, K. Kum, and W. Sung, \u201cFixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs,\u201d IEEE Trans. Circuits Syst 2: Analog digit signal Process, vol. 45, no.11, pp. 1455-1464, Nov, 1998.","journal-title":"IEEE Trans. Circuits Syst 2: Analog digit signal Process"},{"key":"8535_CR15","doi-asserted-by":"crossref","unstructured":"A. Evens, A. Siburt, G. Vrchoknik, T. Brown, M. Dufresne, G. Hall, T. Ho, and Y. Liu, \u201cFunctional Verification of Large ASICS,\u201d ACM\/IEEE Design Automation Conference, San Francisco, California, pp. 650\u2013655, June, 1998.","DOI":"10.1145\/277044.277210"},{"key":"8535_CR16","first-page":"77","volume":"4","author":"Y. Guo","year":"2004","unstructured":"Y. Guo, D. McCain, and J. R. Cavalaro, \u201cLow Complexity System-On-Chip VLSI Architectures of Optimal Parallel-Residue-Compensation for MAI Suppression in CDMA Systems,\u201d IEEE Int. Symp. Circuit Syst., vol. 4, pp. 77\u201380, Vancouver, Canada, May, 2004.","journal-title":"IEEE Int. Symp. Circuit Syst."},{"issue":"1","key":"8535_CR17","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/92.486080","volume":"4","author":"M. S. Srivastava","year":"1996","unstructured":"M. S. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, \u201cPredictive System Shutdown and Other Architectural Techniques for Energy Efficient Programmable Computation,\u201d IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 4, no. 1, pp. 42\u201355, Mar, 1996.","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Systems"},{"key":"8535_CR18","volume-title":"Dynamic Power Management: Design Techniques and CAD Tools","author":"L. Nenini","year":"1998","unstructured":"L. Nenini and G. De Micheli, \u201cDynamic Power Management: Design Techniques and CAD Tools,\u201d Kluwer, Norwell, Massachusetts, 1998."},{"key":"8535_CR19","first-page":"589","volume":"II","author":"N. Zervas","year":"2000","unstructured":"N. Zervas, D. Soudris, S. Theoharis, C. E. Goutis, and A. Thanailakis, \u201cA Methodology for the Behavioral-Level Event-Driven Power Management of Digital Receivers,\u201d IEEE Int. Symp. Circuit Syst., vol. II, pp. 589\u2013592, Geneva, Switzerland, May, 2000.","journal-title":"IEEE Int. Symp. Circuit Syst."},{"key":"8535_CR20","doi-asserted-by":"crossref","unstructured":"E. P. Zwyssig, A. T. Erdogan, and T. Arslan, \u201cLow Power System on Chip Implementation Scheme of Digital Filtering Cores,\u201d Low Power IC Design Seminar, London, UK, Jan, 2001.","DOI":"10.1049\/ic:20010011"},{"key":"8535_CR21","unstructured":"H. Ohlsson, W. Li, O. Gustafsson, and L. Wanhammar, \u201cA Low Power Architecture for Implementation of Digital Signal Processing Algorithms,\u201d Proceeding of Swedish System-on-Chip Conf., Falkenberg, Sweden, Mar. 18\u201319, 2002."},{"key":"8535_CR22","doi-asserted-by":"crossref","first-page":"320","DOI":"10.1109\/MWSCAS.2000.951651","volume":"1","author":"G. C. Cardarilli","year":"2000","unstructured":"G. C. Cardarilli, A. Nannarelli, and M. Re, \u201cReducing Power Dissipation in FIR Filters Using the Residue Number System,\u201d 43rd IEEE Midwest Symposium on Circuits and Systems, vol. 1, pp. 320\u2013323, Lansing, Michigan, USA, Aug, 2000.","journal-title":"43rd IEEE Midwest Symposium on Circuits and Systems"},{"key":"8535_CR23","doi-asserted-by":"crossref","unstructured":"J. Park, W. Jeong, H. Choo, H. M. Meimand, Y. Wang, and K. Roy, \u201cHigh Performance and Low Power FIR Filter Design Based on Sharing Multiplication,\u201d ISLPED\u201902, Monterey, California, USA, pp. 295-300, Aug. 12-14, 2002.","DOI":"10.1145\/566408.566485"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-8535-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-006-8535-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-8535-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T02:23:56Z","timestamp":1736475836000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-006-8535-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,7,25]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2006,9]]}},"alternative-id":["8535"],"URL":"https:\/\/doi.org\/10.1007\/s11265-006-8535-9","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2006,7,25]]}}}