乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T09:17:33Z","timestamp":1672478253653},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,12,22]],"date-time":"2013-12-22T00:00:00Z","timestamp":1387670400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Supercomput"],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1007\/s11227-013-1072-y","type":"journal-article","created":{"date-parts":[[2013,12,21]],"date-time":"2013-12-21T02:20:28Z","timestamp":1387592428000},"page":"914-934","source":"Crossref","is-referenced-by-count":2,"title":["Selective dynamic serialization for reducing energy consumption in hardware transactional memory systems"],"prefix":"10.1007","volume":"68","author":[{"given":"Epifanio","family":"Gaona","sequence":"first","affiliation":[]},{"given":"J. Rub\u00e9n","family":"Titos-Gil","sequence":"additional","affiliation":[]},{"given":"Juan","family":"Fern\u00e1ndez","sequence":"additional","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,12,22]]},"reference":[{"key":"1072_CR1","doi-asserted-by":"crossref","unstructured":"Borkar S (2007) Thousand core chips: a technology perspective. In: DAC-44","DOI":"10.1145\/1278480.1278667"},{"key":"1072_CR2","unstructured":"Diestelhorst S, Pohlack M, Hohmuth M, Christie D, Chung J-W, Yen L (2010) Implementing AMD\u2019s advanced synchronization facility in an out-of-order x86 core. In: Transact-05"},{"key":"1072_CR3","doi-asserted-by":"crossref","unstructured":"Dice D, Lev Y, Moir M, Nussbaum D (2009) Early experience with a commercial hardware transactional memory implementation. In: ASPLOS-14","DOI":"10.1145\/1508244.1508263"},{"key":"1072_CR4","unstructured":"The IBM Blue Gene Team (2011) The Blue Gene\/Q compute chip. In: Hot Chips 23"},{"key":"1072_CR5","unstructured":"Kanter D (2012) Analysis of Haswell\u2019s transactional memory. In: Real World Technologies (02\u201315-2012)"},{"key":"1072_CR6","doi-asserted-by":"crossref","unstructured":"Herlihy M, Eliot J, Moss B (1993) Transactional memory: architectural support for lock-free data structures. In: ISCA-20","DOI":"10.1145\/165123.165164"},{"issue":"3","key":"1072_CR7","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MM.2007.63","volume":"27","author":"T Harris","year":"2007","unstructured":"Harris T, Cristal A, Unsal OS, Ayguad E, Gagliardi F, Smith B, Valero M (2007) Transactional memory: an overview. IEEE Micro 27(3):8\u201329","journal-title":"IEEE Micro"},{"key":"1072_CR8","doi-asserted-by":"crossref","unstructured":"Ferri C, Wood S, Moreshet T, Bahar RI, Herlihy M (2010) Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems. J Parallel Distrib Comput (JPDC) 70(10):1042\u20131052","DOI":"10.1016\/j.jpdc.2010.02.003"},{"key":"1072_CR9","doi-asserted-by":"crossref","unstructured":"Ferri C, Wood S, Moreshet T, Bahar RI, Herlihy M (2010) Energy and throughput efficient transactional memory for embedded multicore systems. In: HiPEAC, pp 50\u201365","DOI":"10.1007\/978-3-642-11515-8_6"},{"issue":"12","key":"1072_CR10","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1109\/MC.2007.443","volume":"40","author":"LA Barroso","year":"2007","unstructured":"Barroso LA, H\u00f6lzle U (2007) The case for energy-proportional computing. Computer 40(12):33\u201337","journal-title":"Computer"},{"key":"1072_CR11","doi-asserted-by":"crossref","unstructured":"Ceze L, Tuck J, Torrellas J, Cascaval C (2006) Bulk disambiguation of speculative threads in multiprocessors. In: ISCA-33","DOI":"10.1109\/ISCA.2006.13"},{"key":"1072_CR12","doi-asserted-by":"crossref","unstructured":"Shriraman A, Dwarkadas S, Scott ML (2008) Flexible decoupled transactional memory support. In: ISCA-35","DOI":"10.1109\/ISCA.2008.17"},{"key":"1072_CR13","doi-asserted-by":"crossref","unstructured":"Gaona-Ram\u00edrez E, Titos-Gil JR, Fern\u00e1ndez J, Acacio ME (2013) On the design of energy-efficient hardware transactional memory systems. Concurr Comput Pract Exp 25(6):862\u2013880","DOI":"10.1002\/cpe.2866"},{"key":"1072_CR14","doi-asserted-by":"crossref","unstructured":"Yen L, Bobba J, Marty MR, Moore KE, Volos H, Hill MD, Swift MM, Wood DA (2007) LogTM-SE: decoupling hardware transactional memory from caches. In: HPCA-13","DOI":"10.1109\/HPCA.2007.346204"},{"key":"1072_CR15","unstructured":"Minh CC, Chung J, Kozyrakis C, Olukotun K (2008) STAMP: stanford transactional applications for multi-processing. In: IISWC-4"},{"key":"1072_CR16","unstructured":"Gaona-Ram\u00edrez E, Titos-Gil JR, Acacio ME, Fern\u00e1ndez J (2012) Dynamic serialization: Improving energy consumption in eager\u2013eager hardware transactional memory systems. In: PDP-20, pp 221\u2013228"},{"key":"1072_CR17","unstructured":"Moreshet T, Bahar RI, Herlihy M (2006) Energy-aware microprocessor synchronization: transactional memory vs. locks. In: Workshop on memory performance, Issues"},{"key":"1072_CR18","doi-asserted-by":"crossref","unstructured":"Martin MMK, Sorin DJ, Beckmann BM, Marty MR, Xu M, Alameldeen AR, Moore KE, Hill MD, Wood DA (2005) Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH CAN 33(4):92\u201399","DOI":"10.1145\/1105734.1105747"},{"key":"1072_CR19","unstructured":"Kahng AB, Li B, Peh L-S, Samadi K (2009) ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration. In: DATE-13"},{"key":"1072_CR20","unstructured":"Thoziyoor S, Muralimanohar N, Ahn JH, Jouppi NP (2008) Cacti 5.1. Technical Report HPL-2008\u201320. HP Laboratories, Palo Alto, CA"},{"key":"1072_CR21","unstructured":"Dragojevic A, Guerraoui R (2010) Predicting the scalability of an STM. In: Transact-05"},{"key":"1072_CR22","doi-asserted-by":"crossref","unstructured":"Harris T, Larus J, Rajwar R (2010) Transactional memory, 2nd edn. Morgan & Claypool, San Rafael","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"1072_CR23","doi-asserted-by":"crossref","unstructured":"Dice D, Shalev O, Shavit N (2006) Transactional locking II. In: DISC-20","DOI":"10.1007\/11864219_14"},{"key":"1072_CR24","doi-asserted-by":"crossref","unstructured":"Fraser K, Harris TL (2007) Concurrent programming without locks. ACM TOCS 25(2):1\u201361","DOI":"10.1145\/1233307.1233309"},{"key":"1072_CR25","doi-asserted-by":"crossref","unstructured":"Marathe VJ, Scherer-III WN, Scott ML (2005) Adaptive software transactional memory. In: DISC-19","DOI":"10.1007\/11561927_26"},{"key":"1072_CR26","doi-asserted-by":"crossref","unstructured":"Herlihy M, Luchangco V, Moir M, Scherer-III WN (2003) Software transactional memory for dynamic-sized data structures. In: PODC-22","DOI":"10.1145\/872035.872048"},{"key":"1072_CR27","doi-asserted-by":"crossref","unstructured":"Saha B, Adl-tabatabai A, Hudson RL, Minh CC, Hertzberg B (2006) McRT-STM: a high performance software transactional memory system for a multi-core runtime. In: PPoPP-11","DOI":"10.1145\/1122971.1123001"},{"key":"1072_CR28","unstructured":"Tomic S, Perfumo C, Kulkarni CE, Armejach A, Cristal A, Unsal OS, Harris T, Valero M (2009) EazyHTM: eager-lazy hardware transactional memory. In: MICRO-42"},{"key":"1072_CR29","doi-asserted-by":"crossref","unstructured":"Rajwar R, Herlihy M, Lai KK (2005) Virtualizing transactional memory. In: ISCA-32","DOI":"10.1109\/ISCA.2005.54"},{"key":"1072_CR30","doi-asserted-by":"crossref","unstructured":"Damron P, Fedorova A, Lev Y, Luchangco V, Moir M, Nussbaum D (2006) Hybrid transactional memory. In: ASPLOS-XII, pp 336\u2013346","DOI":"10.1145\/1168857.1168900"},{"issue":"3","key":"1072_CR31","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1007\/s11227-008-0178-0","volume":"45","author":"A Flores","year":"2008","unstructured":"Flores A, Arag\u00f3n JL, Acacio ME (2008) An energy consumption characterization of on-chip interconnection networks for tiled cmp architectures. J Supercomput 45(3):341\u2013364","journal-title":"J Supercomput"},{"key":"1072_CR32","doi-asserted-by":"crossref","unstructured":"Lupon M, Magklis G, Gonz\u00e1lez A (2010) A dynamically adaptable hardware transactional memory. In: MICRO-43, pp 27\u201338","DOI":"10.1109\/MICRO.2010.23"},{"key":"1072_CR33","unstructured":"Negi A, Titos-Gil JR, Acacio ME, Garc\u00eda JM, Stenstr\u00f6m P (2011) ZEBRA: a data-centric, hybrid-policy hardware transactional memory design. In: ICS-25"},{"key":"1072_CR34","unstructured":"Negi A, Titos-Gil JR, Acacio ME, Garc\u00eda JM, Stenstr\u00f6m P (2012) PI-TM: pessimistic invalidation for scalable lazy hardware transactional memory. In: HPCA-18, pp 141\u2013152"},{"issue":"11","key":"1072_CR35","doi-asserted-by":"crossref","first-page":"2192","DOI":"10.1109\/TPDS.2012.315","volume":"24","author":"JR Titos-Gil","year":"2013","unstructured":"Titos-Gil JR, Negi A, Acacio ME, Garc\u00eda JM, Stenstr\u00f6m P (2013) Eager beats lazy: improving store management in eager hardware transactional memory. IEEE Trans Parallel Distrib Syst 24(11):2192\u20132201","journal-title":"IEEE Trans Parallel Distrib Syst"},{"issue":"10","key":"1072_CR36","doi-asserted-by":"crossref","first-page":"1068","DOI":"10.1016\/j.jpdc.2010.03.006","volume":"70","author":"A Shriraman","year":"2010","unstructured":"Shriraman A, Dwarkadas S, Scott ML (2010) Implementation tradeoffs in the design of flexible transactional memory support. J Parallel Distrib Comput 70(10):1068\u20131084","journal-title":"J Parallel Distrib Comput"},{"key":"1072_CR37","doi-asserted-by":"crossref","unstructured":"Klein F, Baldassin A, Araujo G, Centoducatte P, Azevedo R (2009) On the energy-efficiency of software transactional memory. In: SBCCI-22","DOI":"10.1145\/1601896.1601938"},{"key":"1072_CR38","doi-asserted-by":"crossref","unstructured":"Sanyal S, Roy S, Cristal A, Unsal O, Valero M (2009) Clock gate on abort: towards energy-efficient hardware transactional memory. In: HPPAC-2009","DOI":"10.1109\/IPDPS.2009.5160971"},{"key":"1072_CR39","doi-asserted-by":"crossref","unstructured":"Chafi H, Casper J, Carlstrom BD, McDonald A, Minh CC, Baek W, Kozyrakis C, Olukotun K (2007) A scalable, non-blocking approach to transactional memory. In: HPCA-13","DOI":"10.1109\/HPCA.2007.346189"},{"key":"1072_CR40","doi-asserted-by":"crossref","unstructured":"Pugsley SH, Awasthi M, Madan N, Muralimanohar N, Balasubramonian R (2008) Scalable and reliable communication for hardware transactional memory. In: PACT-17","DOI":"10.1145\/1454115.1454137"},{"key":"1072_CR41","unstructured":"Cristal A, Unsal O, Yalcin G, Fetzer C, Wamhoff J-T, Felber P, Harmanci D (2013) A. Sobe, Leveraging transactional memory for energy-efficient computing below safe operation margin. In: TRANSACT-2013"}],"container-title":["The Journal of Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1072-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11227-013-1072-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11227-013-1072-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T03:13:42Z","timestamp":1564974822000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11227-013-1072-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12,22]]},"references-count":41,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,5]]}},"alternative-id":["1072"],"URL":"https:\/\/doi.org\/10.1007\/s11227-013-1072-y","relation":{},"ISSN":["0920-8542","1573-0484"],"issn-type":[{"value":"0920-8542","type":"print"},{"value":"1573-0484","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12,22]]}}}