{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,10]],"date-time":"2023-08-10T04:16:14Z","timestamp":1691640974826},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T00:00:00Z","timestamp":1685318400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T00:00:00Z","timestamp":1685318400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Electron Test"],"published-print":{"date-parts":[[2023,6]]},"DOI":"10.1007\/s10836-023-06067-6","type":"journal-article","created":{"date-parts":[[2023,5,29]],"date-time":"2023-05-29T14:02:33Z","timestamp":1685368953000},"page":"387-402","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Incomplete Testing of SOC"],"prefix":"10.1007","volume":"39","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-1979-0826","authenticated-orcid":false,"given":"Kunwer Mrityunjay","family":"Singh","sequence":"first","affiliation":[]},{"given":"Jatindra","family":"Deka","sequence":"additional","affiliation":[]},{"given":"Santosh","family":"Biswas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2023,5,29]]},"reference":[{"key":"6067_CR1","doi-asserted-by":"crossref","unstructured":"Alampally S, Venkatesh RT, Shanmugasundaram P, Parekhji RA, Agrawal VD (2011) An efficient test data reduction technique through dynamic pattern mixing across multiple fault models. In 29th VLSI Test Symposium, pp 285\u2013290","DOI":"10.1109\/VTS.2011.5783735"},{"key":"6067_CR2","doi-asserted-by":"crossref","unstructured":"Biswas SN, Das SR, Petriu EM (2014) On system-on-chip testing using hybrid test vector compression. IEEE Trans Instrument Measure 63(11):2611\u20132619","DOI":"10.1109\/TIM.2014.2313431"},{"key":"6067_CR3","doi-asserted-by":"crossref","unstructured":"Chakrabarty K (2000) Design of system-on-a-chip test access architectures using integer linear programming. In Proceedings 18th IEEE VLSI Test Symposium, IEEE, pp 127\u2013134","DOI":"10.1109\/VTEST.2000.843836"},{"issue":"1","key":"6067_CR4","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1145\/371254.371258","volume":"6","author":"K Chakrabarty","year":"2001","unstructured":"Chakrabarty K (2001) Optimal test access architectures for system-on-a-chip. ACM Trans Des Autom Electron Syst (TODAES) 6(1):26\u201349","journal-title":"ACM Trans Des Autom Electron Syst (TODAES)"},{"key":"6067_CR5","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2000) Test data compression for system-on-a-chip using Golomb codes. In Proceedings of 18th IEEE VLSI Test Symposium, pp 113\u2013120","DOI":"10.1109\/VTEST.2000.843834"},{"key":"6067_CR6","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2001) Combining low-power scan testing and test data compression for system-on-a-chip. In Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232), pp 166\u2013169","DOI":"10.1145\/378239.378396"},{"issue":"3","key":"6067_CR7","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1109\/43.913754","volume":"20","author":"A Chandra","year":"2001","unstructured":"Chandra A, Chakrabarty K (2001) System-on-a-chip test-data compression and decompression architectures based on Golomb codes. IEEE Trans Comput Aided Des Integr Circ Syst 20(3):355\u2013368","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"6067_CR8","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2002) Reduction of SOC test data volume, scan power and testing time using alternating run-length codes. In Proceedings of 2002 Design Automation Conference (IEEE Cat. No. 02CH37324), pp 673\u2013678","DOI":"10.1109\/DAC.2002.1012710"},{"key":"6067_CR9","doi-asserted-by":"crossref","unstructured":"Chandra A, Chakrabarty K (2002) Test data compression and decompression based on internal scan chains and Golomb coding. IEEE Trans Comput Aided Des Integr Circ Syst 21(6):715\u2013722","DOI":"10.1109\/TCAD.2002.1004315"},{"key":"6067_CR10","doi-asserted-by":"crossref","unstructured":"Chandrasekharan A, Eggersgl\u00fc\u00df S, Gro\u00dfe D, Drechsler R (2018) Approximation-aware testing for approximate circuits. In 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp 239\u2013244","DOI":"10.1109\/ASPDAC.2018.8297312"},{"key":"6067_CR11","unstructured":"Chattopadhyay\u00a0S, Reddy KS (2003) Genetic algorithm based test scheduling and test access mechanism design for system-on-chips. In Proceedings of 16th International Conference on VLSI Design, 2003. pp 341\u2013346"},{"key":"6067_CR12","doi-asserted-by":"crossref","unstructured":"Djahromi A, Eltawil A, Kurdahi F (2007) Exploiting fault tolerance towards power efficient wireless multimedia applications. In 2007 4th IEEE Consumer Communications And Networking Conference, pp 400\u2013404","DOI":"10.1109\/CCNC.2007.85"},{"key":"6067_CR13","doi-asserted-by":"crossref","unstructured":"Dutt S, Chauhan A, Bhadoriya R, Nandi S, Trivedi G (2015) A high-performance energy-efficient hybrid redundant mac for error-resilient applications. In 2015 28th International Conference on VLSI Design. IEEE, pp 351\u2013356","DOI":"10.1109\/VLSID.2015.65"},{"key":"6067_CR14","doi-asserted-by":"crossref","unstructured":"Eltawil A, Kurdahi F (2005) Improving effective yield through error tolerant system design. In 2005 12th IEEE International Conference on Electronics, Circuits and Systems, pp 1\u20134","DOI":"10.1109\/ICECS.2005.4633574"},{"key":"6067_CR15","doi-asserted-by":"crossref","unstructured":"Gebregiorgis A, Tahoori M (2019) Test pattern generation for approximate circuits based on Boolean satisfiability. In 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp 1028\u20131033","DOI":"10.23919\/DATE.2019.8714898"},{"key":"6067_CR16","doi-asserted-by":"crossref","unstructured":"Giri C, Tipparthi DKR, Chattopadhyay S (2007) Genetic algorithm based approach for hierarchical SOC test scheduling. In 2007 International Conference on Computing: Theory and Applications (ICCTA\u201907), pp 141\u2013145","DOI":"10.1109\/ICCTA.2007.65"},{"key":"6067_CR17","doi-asserted-by":"crossref","unstructured":"Giri C, Sarkar S, Chattopadhyay S (2007) A genetic algorithm based heuristic technique for power constrained test scheduling in core-based SOCs. In 2007 IFIP International Conference on Very Large Scale Integration, pp 320\u2013323","DOI":"10.1109\/VLSISOC.2007.4402522"},{"key":"6067_CR18","doi-asserted-by":"crossref","unstructured":"Harmanani\u00a0HM, Sawan R (2007) Test bus assignment, sizing, and partitioning for system-on-chip. Can J Electr Comput Eng 32(3):165\u2013175","DOI":"10.1109\/CJECE.2007.4413128"},{"issue":"2","key":"6067_CR19","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar V, Chakrabarty K, Marinissen EJ (2002) Test wrapper and test access mechanism co-optimization for system-on-chip. J Electron Test 18(2):213\u2013230","journal-title":"J Electron Test"},{"key":"6067_CR20","doi-asserted-by":"crossref","unstructured":"Jas A, Ghosh-Dastidar J, Ng ME, Touba NA (2003) An efficient test vector compression scheme using selective Huffman coding. IEEE Trans Comput Aided Des Integr Circ Syst 22(6):797\u2013806","DOI":"10.1109\/TCAD.2003.811452"},{"key":"6067_CR21","unstructured":"Kennedy\u00a0J, Eberhart R (1995) Particle swarm optimization. In Proceedings of IEEE International Conference on Neural Networks, vol.\u00a04, pp 1942\u20131948"},{"key":"6067_CR22","doi-asserted-by":"crossref","unstructured":"Kennedy\u00a0J, Eberhart RC (1997) A discrete binary version of the particle swarm algorithm. In 1997 IEEE International Conference on Systems, Man, and Cybernetics. Computational Cybernetics and Simulation, vol.\u00a05, pp 4104\u20134108","DOI":"10.1109\/ICSMC.1997.637339"},{"key":"6067_CR23","doi-asserted-by":"crossref","unstructured":"Li J, Hu Y, Li X (2007) Impact-factor-guided x-filling for peak power reduction during test. In TENCON 2007 - 2007 IEEE Region 10 Conference, pp 1\u20134","DOI":"10.1109\/TENCON.2007.4429150"},{"key":"6067_CR24","doi-asserted-by":"crossref","unstructured":"Li L, Chakrabarty K, Touba N (2003) Test data compression using dictionaries with selective entries and fixed-length indices. ACM Trans Des Autom Electr Syst 8:470\u2013490","DOI":"10.1145\/944027.944032"},{"key":"6067_CR25","unstructured":"Lin X, Rajski J, Pomeranz I, Reddy SM (2001) On static test compaction and test pattern ordering for scan designs. In Proceedings of International Test Conference 2001 (Cat. No. 01CH37260), pp 1088\u20131097"},{"key":"6067_CR26","doi-asserted-by":"crossref","unstructured":"Liu W, Lombardi F, Shulte MA (2020) Retrospective and prospective view of approximate computing. Point of View. Proceedings of the IEEE","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"6067_CR27","doi-asserted-by":"crossref","unstructured":"Lu S, Chuang H, Lai G, Lai B, Huang Y (2009) Efficient test pattern compression techniques based on complementary Huffman coding. In 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, pp 1\u20134","DOI":"10.1109\/CAS-ICTD.2009.4960811"},{"key":"6067_CR28","doi-asserted-by":"crossref","unstructured":"Mehla US, Dasgupta KS, Devashrayee NM (2010) Hamming distance based reordering and column wise bit stuffing with difference vector: a better scheme for test data compression with run length based codes. In 2010 23rd International Conference on VLSI Design, pp 33\u201338","DOI":"10.1109\/VLSI.Design.2010.18"},{"key":"6067_CR29","doi-asserted-by":"crossref","unstructured":"Mitra\u00a0S, Kim KS (2002) X-compact: an efficient response compaction technique for test cost reduction. In Proceedings of International Test Conference, pp 311\u2013320","DOI":"10.1109\/TEST.2002.1041774"},{"key":"6067_CR30","doi-asserted-by":"crossref","unstructured":"Mitra\u00a0S, Kim KS (2004) X-compact: an efficient response compaction technique. IEEE Trans Comput Aided Des Integr Circ Syst 23(3):421\u2013432","DOI":"10.1109\/TCAD.2004.823341"},{"key":"6067_CR31","doi-asserted-by":"crossref","unstructured":"Moons B, De Brabandere B, Van Gool L, Verhelst M (2016) Energy-efficient convnets through approximate computing. In 2016 IEEE Winter Conference on Applications of Computer Vision (WACV), pp 1\u20138","DOI":"10.1109\/WACV.2016.7477614"},{"key":"6067_CR32","doi-asserted-by":"crossref","unstructured":"Rao V, Nowrouxian B (1996) A novel high-speed parallel multiply-accumulate arithmetic architecture employing modified radix-4 signed-binary recoding. In Proceeding of the\u00a039th Midwest Symposium on Circuits and Systems, IEEE, vol. 1, pp 57\u201360","DOI":"10.1109\/MWSCAS.1996.594028"},{"key":"6067_CR33","doi-asserted-by":"crossref","unstructured":"Rosinger PM, Al-Hashimi BM, Nicolici N (2002) Power profile manipulation: a new approach for reducing test application time under power constraints. IEEE Trans Comput Aided Des Integr Circ Syst 21(10):1217\u20131225","DOI":"10.1109\/TCAD.2002.802256"},{"key":"6067_CR34","doi-asserted-by":"crossref","unstructured":"Samii S, Larsson E, Chakrabarty K, Peng Z (2006) Cycle-accurate test power modeling and its application to SOC test scheduling. In Test Conference, ITC\u201906. IEEE International. IEEE, pp 1\u201310","DOI":"10.1109\/TEST.2006.297693"},{"key":"6067_CR35","doi-asserted-by":"crossref","unstructured":"Sampaio F, Shafique M, Zatt B, Bampi S, Henkel J (2015) Approximation-aware multi-level cells STT-RAM cache architecture. In 2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), pp 79\u201388","DOI":"10.1109\/CASES.2015.7324548"},{"key":"6067_CR36","doi-asserted-by":"crossref","unstructured":"Sivanantham S, Manuel JP, Sarathkumar K, Mallick PS, Perinbam JRP (2012) Reduction of test power and test data volume by power aware compression scheme. In 2012 International Conference on Advances in Computing and Communications, pp 158\u2013161","DOI":"10.1109\/ICACC.2012.36"},{"key":"6067_CR37","doi-asserted-by":"crossref","unstructured":"Shin D, Gupta S (2010) Approximate logic synthesis for error tolerant applications. In 2010 Design, Automation & Test In Europe Conference & Exhibition (DATE 2010), pp 957\u2013960","DOI":"10.1109\/DATE.2010.5456913"},{"key":"6067_CR38","doi-asserted-by":"publisher","first-page":"17322","DOI":"10.1109\/ACCESS.2017.2742698","volume":"5","author":"C Torres-Huitzil","year":"2017","unstructured":"Torres-Huitzil C, Girau B (2017) Fault and error tolerance in neural networks: a review. IEEE Access 5:17322\u201317341","journal-title":"IEEE Access"},{"key":"6067_CR39","doi-asserted-by":"crossref","unstructured":"Traiola M, Virazel A, Girard P, Barbareschi M, Bosio A (2018) Testing approximate digital circuits: Challenges and opportunities. In 2018 IEEE 19th Latin-American Test Symposium (LATS), pp 1\u20136","DOI":"10.1109\/LATW.2018.8349681"},{"key":"6067_CR40","doi-asserted-by":"publisher","unstructured":"Wu T-B, Liu H-Z, Liu P-X (2013) Efficient test compression technique for SOC based on block merging and eight coding. J Electron Test 29(6):849\u2013859. [Online]. Available at: https:\/\/doi.org\/10.1007\/s10836-013-5415-7","DOI":"10.1007\/s10836-013-5415-7"},{"key":"6067_CR41","doi-asserted-by":"crossref","unstructured":"Yu Y, Yang Z, Peng X (2012) Test data compression based on variable prefix dual-run-length code. In 2012 IEEE International Instrumentation and Measurement Technology Conference Proceedings, pp 2537\u20132542","DOI":"10.1109\/I2MTC.2012.6229286"},{"key":"6067_CR42","unstructured":"[Online]. Available: http:\/\/ddd.fit.cvut.cz\/prj\/Benchmarks\/. Accessed Feb 2019"},{"key":"6067_CR43","unstructured":"[Online]. Available: http:\/\/ddd.fit.cvut.cz\/prj\/Atalanta-M\/. Accessed Feb 2019"},{"key":"6067_CR44","unstructured":"[Online]. Available: http:\/\/ddd.fit.cvut.cz\/index.php?page=download. Accessed Feb 2019"}],"container-title":["Journal of Electronic Testing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06067-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s10836-023-06067-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s10836-023-06067-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T06:21:26Z","timestamp":1691562086000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s10836-023-06067-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,29]]},"references-count":44,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023,6]]}},"alternative-id":["6067"],"URL":"https:\/\/doi.org\/10.1007\/s10836-023-06067-6","relation":{},"ISSN":["0923-8174","1573-0727"],"issn-type":[{"value":"0923-8174","type":"print"},{"value":"1573-0727","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,29]]},"assertion":[{"value":"28 January 2023","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 April 2023","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"29 May 2023","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Declarations"}},{"value":"The authors have no relevant financial or non-financial interests to disclose. The authors have no competing interests to declare that are relevant to the content of this article. All authors certify that they have no affiliations with or involvement in any organization or entity with any financial interest or non-financial interest in the subject matter or materials discussed in this manuscript. The authors have no financial or proprietary interests in any material discussed in this article.","order":2,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing Interests"}}]}}